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Abstract 
In synchronous communications, clock and carrier signal are transmitted to an 
intended receiver where both signals are demodulated and recreated. Phase-Locked Loops 
(PLLs) are usually employed to regenerate such signals. There are several disadvantages 
to the PLL. The PLL is sensitive to noise, and may hangup, and with the drive to 
increase speed, PLL acquisition times may not be fast enough to cover the demand. This 
thesis describes the use of a non-linear oscillator to regenerate the clock and carrier 
signals. An example of such a non-linear oscillator is the Synchronous Oscillator (SO). 
The SO is an oscillating circuit capable of tracking input signals with a linear phase error 
in the bandwidth of interest. SOs have a high signal to noise ratio and fast acquisition 
times. The main concern in implementing such .a circuit in coherent, synchronous clock 
· and carrier recovery networks is the linear phase error introduced by the SO. Thus, SOs 
are usually employed as frequency genenerating circuits and are part of a larger recovery 
network. Thus, a modified SO called the Coherent Phase Synchronous Oscillator (CPSO) 
was created. The CPSO has an almost zero phase error in its bandwidth and still 
possesses the characteristics of the ,SO. In this thesis, an analytical theory for the CPSO 
is derived and a corresponding feedback circuit is designed, calibrated and implemented. 
Results show that with such a design, a perfectly coherent oscillator is not practical, but 
if a small phase offset of a few degrees may ~e tolerated at the edges of the pass band, 
the CPSO can be used as an effective recovery network in· coherent, synchronous 
communication systems. 
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Chaptei I: I . 
.> Introduction 
In digital communications, two method·s are available to allow the proper, error-
~ 
free transmission of data from a source to an intended receiver. These methods are 
. \ . 
labelled synchronous and asynchronous. Synchronous systems are networks that perform 
· the processing of information relative to a master clock. In the realm of digital 
communications, timing information allows the network to determine whether or not the 
information available is valid. Without the timing information, recognition of data would 
be impossible since ·there exists no protocol that allows these systems to determine when 
data exists in the communications path between sender and receiver. For the case of 
synchronous systems, both the sender and the recipient of information are operating 
under the same clock, allowing one to synchronously act with the other. Another popular 
system is the start-stop or asynchronous system, where a packet of data (i.e. a character) 
is masked by a start and stop bit. These start and stop bits enable the receiver to extract 
the proper timing information used for sampling the data lines. In this case, the· 
transmitting and receiving stations may be operating at the same clock frequency but not 
~ . 
the same clock signal. In order for the recipient to correctly sample the data available, 
the start bit is used to trigger the receiver's clock allowing it to operate in conjunction 
with the input data clock rate. On the other hand the stop bit informs the receiver that 
the packet·)of data has been sent and thus marks the ter~ination of the data packet. Stop 
. ·.'.~ 
bits are useful only when the length of the packet is variable. If the packet length is 
constant, the stop bit may be neglected. 
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There are advantages · and disadvantages in each- system. In the synchronous 
system, two channels are required to be transmitted, the data and the clock. Because two 
channels are required, .the complexity of the system i11creases. Another concern is that the 
phase delays· that occur between the two channels must be known, otherwise the timing 
information offered by the master clock principle is void. (This subject of phase 
relationship between transmitter and recipient will be dealt with in a later section.) The 
fact that the timing information available for the synchronous systems is sent in a parallel 
. 
channel allows the synchronous system to operate at a higher frequency compared to 
asynchronous systems where the timing information is sent along with the data. As 
previously mentioned, the start bit is crucial in determining all timing information for 
valid sampling of data in the asynchronous system. Therefore noise and distortions in the 
signal that. affect .the proper detection .of the start bit will also affect the detection of the 
entire data packet. Asynchronous systems have a faster initial acquisition delay time 
compared to the synchronous systems because for synchronous systems a delay time is 
" 
required for the receiver to Jock on to the clock and correct for phase differences between 
the clock and the data channels each time signal acquisition is initiated. Asynchronous 
systems are· also much simpler in design and this is one of the major reasons for its 
popularity. Generally, for more cornplex and demanding networks, the synchronous form 
of data transmission is · preferred due to its high rate of data transfer and its noise 
stability. 
There are three methods of synchronizing the receiving and transmitting 
(' 
clocks [1). 
1) The transmitter and receiver·run on the same master clock. 
2) _The clock is transmitted in. another channel parallel to the data channel. 
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3) The timing information is··derived from the data signal itself. 
The first method requires a master clock to drive all transmitting and receiving stages. 
Practically, this method is -not cost efficient, requiring all transmitting and receiving sites 
to operate on a source clock would require the system to be continuously connected and 
dependent on such a clock. The second method is by far the most popular means of 
synchronization. A clock signal is sent in a -second channel and two forms of modulation 
are applied to the individual channels. The signals are then demodulated and separated at 
the receiver. The third and final method employs an ingenious frequency regenerating 
circuit such as a voltage controlled oscillator (VCO ). From the average zero crossings and 
the information on the expected clock frequency, the clock regenerating circuit is able to 
reconstruct the clock signal. 
In the following sections, a discussion of several popular synchronization networks 
are presented. The most popular of these circuits is the phase-locked loop (PLL). 
Similarities can be drawn between the Coherent Phase Synchronous Oscillator ( CPSO) 
and the PLL which can help explain some of the properties and characteristics of the 
?t,~ 
·'·1 .... ft CPSO. Although the similarities do exists between the two circuits, it has to be noted 
that these are two distinctively different circuits -and that the CPSO is not a PLL, 
although the principles of feedback in the two circuits are very similar. The CPSO is a 
modification · of the · Synchronous Oscillator, which is a synchronizing circuit in itself. 
Further discussions: on the difference between the PLL and CPSO are made in the 
· following section. 
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The' Phase-Locked Loop (PLL) is a synchronizing circuit w_hich tracks a reference . 
signal in frequency and phase .. A linear model of the PLL is shown ·in Figure 1.1. The 
three main elements in PLLs are the phase detector, the low pass filter and the voltage 
controlled oscillator (VCO ). The phase detector is a circuit that is able to track phase 
differences be.tween two signals and outputs either a voltage ( or current) which 'is a 
function of the phase difference 
' 
V ph(t) = . Kd f(QS(t)] (1.1) 
· where V ph(t) is the phase detector output voltage, 
Kd is the phase detector gain or sensitivity. 
In most practical applications, phase detectors multiply the two signals 
,· 
(1.2a) 
. V0 (t) = V0 cos [w0 t + QS0 (t)] (1.2b) 
with wi =w0 , the result of the multiplication yields: 
-
Vi(t) * V0 (t) = Vi V0 [ sin (QS(t)) + sin (2wit + t/,i(t) + t/,0 (t))] (1.2c) 
with 
#' 
,· (1.2d) 
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When the high frequency components are filtered out, a sinusoidal relationship of the 
phase difference results. This equation is dependent on the. phase differe,nce between the 
input and output. T.hus the outp'ut of the multiplier is a functi~n of the phase difference· 
as described in equation (1.1) .. 
The orde'r of the PLL is defined as one plus the order of the loop filter. Second 
order PI-'J.Js are very comrr1on since higher order loops may yield instabilities in the system 
(2). The function of the loor> filter is to remove the higher frequency ~omponent in 
equation (1.2c). The output of the filter would ideally be a DC voltage proportional to· 
the sine of the phase difference. 
The VCQ is a voltage ( or current) controlled frequency generating circuit. -If a DC 
voltage Va(t) is a(lplie<l to the VCO, the resulting frequency is: 
w0 = wr + K0 Va(t). ( 1.3) 
Therefore altering Va( t) will change w0 linearly. Otherwise, when no voltage is applied, 
the'VCO operates at its free running frequency of w0 • 
During the ~peration of the Pl.1l.1, an input signal is detected and phase compared 
to tl1e_ signal <JUtfJUt of the VCO. When th,~ fr,Jquencies a,re ec1ual (i.,~. wi=wr), but a 
pl1as,~ diff,!renc,! exists between the input and outrJut of the PLL, the r>hase error induces 
a DC voltage that is applied to the VCO tl1rough the PLL feedback path. This DC 
voltage changes the frequency of oscillation of the VCO as seen from equation (1.3), 
7 
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increasing or decreasing w0 depending on whether the input leads or lags the VCO signal. 
A more theoretical description of the operation of the PLIJ is seen in Zier11cr and 'l'ranter . 
[~]. Wh,~n r>hase-lock occurs, a steady state phase error of tp0 (t) - t/Ji(t) will exist between 
K . 
the outr>ut ancJ input signals. The VCO has a transfer function of, 9v. Thus an equatin 
for the output phase of the VCO can be written as:· 
Integrating the above equation: 
Since, form equation 1.2c, 
where Kd is the phase detector gain 
Ki is the low pass filter gain . 
. then equation 1.5 can be re-written as: 
or differentiating: 
• • 
b 
8 
. ' 
( 1.4) 
( 1.5) 
( 1.6) 
( 1. 7) 
(1.8) 
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where K* = Kv Kd K1 and is the loop gain. 
Thus: 
{1.9a) 
where ~w0 = w0 - w. and 
. I 
w0 is the center of the pull-in range. 
or rewriting: 
(1.9b) 
For the PLL to remain locked to the input signal, the constant phase error is 
required at the output. In order to minirnize the steady state phase error, a larger loop 
gain must be applied. Of ccJurse, there are limitations to how large the loop gain should, 
be. Typically, for a specified frequency error, a loop gain can be designed for a 
corresponding minimized phase error. 
The time it takes for lock-in for the former case is called the acquisition time. A 
variety of literature have been published regarding this topic applying rnethods from 
theoretical analysis to computational simulations (4)(5][6]. Generally, the acquisition time 
is inversely related to the lock-in range. The lock-in range is the fr~quency span where the 
PLL will lock within a time period of 2,r / ( wr·"'o) called a single beat frequency. The lock-
in range is a subset of the pull-in range, a· larger span centered about w0 • The pull .. in 
I 
I 
g 
,. 
" 
1 . 
range ,is the range of frequencies that the PLL will always be able to lock-in. The 
difference between the pull-in range and· the lock-in range is that for the pull-in range, the 
lock-in process may take a con_siderable amount of time. 
In modelling the operation of PLLs, these circuits can be treated as linear 
systems, even if processes such as acquisition is nonlinear, making them simpler to 
understand. PLLs are popular in many synchronous applications for this reason, since the 
alternative would mean designing nonlinear oscillators. The design of P LLs for 
synchronous systems do have some disadvantages. PLLs are susceptible to noise and 
. 
require a 6dB signal to noise ratio (SNR) to ensure proper lock-i!) [2][7][8]. Acquisition 
aids, subcircuits added to PL Ls which help acquire lock-in more quickly, are unable to 
affect this 6dB requirement and are onl~ effective for SNRs above 12dB [9]. Another 
matter of concern is the design of PLLs is hangup, where the PLL locks on to a large 
phase error for a long duration of time before settling to the low phase error lock-in state. 
The problem of hangup results from the reverse null of the phase detectors [9][10]. As 
system requirements demand increasingly faster operating frequencies to increase 
processing speed, an important issue of concern for PLL designers is the acquisition time. 
Acquisition time can be considered" as a random variable with an unknown probab~lity 
/ 
function (11) making it difficult to · model adequately. Ptactically, acquisition time is 
related to lock-in ranges which in turn have the relationship: 
(1.10) 
.. 
where Kd is the gain constant associated with the phase detector, 
Kv is the gain constant associated with the VCO, 
10 
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ie the fi,rst order low pass filter time co·nstant. 
Thus fol' high frequency applications the relative acquisition time is slower compared· to 
the operating frequency since the, acquisition time is dependent on the loop characteristics 
r 1, Kd, and Kv which are all independent of frequency. 
The PLL thus works by a phase-to-voltage and voltage-to-frequency feedback 
process in <>rder to lock onto the input signal frequency. On the other hand, the CPSO 
employs a phase-to-vc,ltage conversio·n in a feedforward and feedback configuration as 
shown in Figure 1.la-b to lock onto the input signal. A rr1ajor difference l>etween the two 
circuits is that for the PI"'L, ·phase-lock results in synchronizat~c,n while fc,r the CPSO, the 
synchronization process is indeJ>endent of phase-lc,ck. In fact, as shown in the later 
sections of this thesis, the CJJSO will first synchronize tc> an input signal that is within 
the tracking l>andwidth just like an SC). After synchronization occurs, the Cr>SQ will then 
phase-lock to a zero phase error <Jue to the fecdforward and fecdl>ack network. A final 
. 
. 
note can be made at this p(Jint, the f'I"'I~ <JJJeratcs with a constant, albeit srr1all, r>hase 
error which has to be incorporated in the design of t'he PLL. 1'he CPSO does not have 
such a constraint. 
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· The Synchronous Oscillator or SO (see Figure 1.2) is an adaptive oscillator 
capable of recovering sinusoidal signals with high noise content [12]. If no input is present, 
the oscillator operates at a frequency dictated by the L-C-C tank circuit. If an input is 
applied with a frequency within the SOs tracking bandwidth, the oscillator changes its 
frequency of oscillation to rriimic the frequency of the input signal. The phase 
characteristics of the SO within the tracking bandwidth is nearly linear, a characteristic 
· important in the discussion of coherency to be considered later. The amplitude response of 
the SO is flat withip the bandwidth. The SO will maintain a constant amplitude response 
even.gs when the input amplitude changes. This adaptive gain characteristic is useful in 
clock and carrier recovery network applications. One characteristic of the SO that is 
dependent on the input amplitude is its tracking bandwidth. As input signal amplitudes 
decrease, the SO bandwidth will similarly decrease. The SO ·is also capable of tracking 
signals with high signal to noise ratios due to a narrow noise resolution bandwidth. 
Acquisition times for the SO are much faster than that of conventional PLLs with the 
SOs acquisition times inv~rsely dependent on the tracking bandwidth. 
· The SO is a modified form of the L-C-C oscillator called the Colpitts Oscillator. 
The SO is an example of a nonlinear oscillator with the ability to lock on to signals and 
regenerate them. Due to 'the fact that this circuit is non-linear, it is quite difficult to 
analytically <;liscuss the. theory behind how such a circuit oscillates. A nonlinear analysis of 
. the SO has been presented by Theodore Flamouropoulos (13] in his masters thesis. His 
approach to this nonlinear behaviour • 18 done by incorporating a nonlinear 
transconductance for Q 1. Others have integrated the _nonlinear properties into a negative 
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resistance ·characteristic to simplify their analysis. Since the scope of this section is 
introductory in nature, further discussion of this topic can be referred to tl1e publications 
which have dealt with the matter (13][14][15][16]. 
The SO, assuming a linear operation, can be modelled by the circuit shown in 
Figure 1.3. An analysis similar to Appendix A yields a free running frequency of 
oscillation: 
'(1.11) 
with the assumptions 
q ., 
! . 
l 
. Gb C2 
Gm2 >> 3 ( 1.12a) 
(1.12b) 
and the fundamental differential eciuation is written as: 
( 1.13) v<) 
'where 
C = C3 ( 1 + ~ ). ( 1.14) 
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The amplitude-p,hase response of the SO is plotted against frequency as shown in 
Figure 1.4. There are two labelled regions in this figure. The range of frequencies where the 
amplitude displays a flat response is called the driven and locked range of the SO. Within 
this plateau of the amplitude response, the phase exhibits a near linear characteristic. The 
free running frequency is located at the center of this region. Ideally, at the free runrting 
frequency, a zero phase response is expe.cted. The portion of the curve outside this flat 
region of the amplitude response is labelled the driven but unlocked region. In this range of 
frequencies, there is a sharp decrease in the amplitude characteristic while the phase 
response is quite flat. 
As discussed earlier, another interesting property of the SO is its adaptive gain 
characteristic (see Figure 1.5 ). The output amplitude of the SO is independent of the input 
amplitude. Instead, a dependence between the input amplitude and the tracking bandwidth 
can be seen from Figure 1.6. At lower input magnitudes, the skirt bandwidth decreases. 
This adaptive characteristic allows the SO to track signals with high signal to noise ratios 
and thus the SO may be useful in applications where the synchronizing circuit is required 
to operate in noisy environ men ts. 
While the SO is operating under the driven and locked region, the input and output 
signals for the SO may be written as: 
.. 
( 1.15a) 
j( W• t+<J>.) 
-v v i • i = i e · (1.15b) 
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where. vi is the peak to peak amplitude of the input signal, 
VO is the peak to peak amplitude of the output signal, . 
wi is the input fre~uency, 
</Ji and </,0 are the phase offsets of the input and ouput waveforms. 
Applying 1.15a and 1.15b into 1.13 yields: 
~ = - K (sin (¢,) - .:i?.i) dt . K (1.16) 
Which is similar in form to equation (1.9b) previously derived for the PLL. 
Within the tracking bandwidth, the steady-state (~ = 0) phase relationship can 
be expressed in the form: 
where 
dw = w0 - w. 1 
w0 is the free running center frequency, and 
18 
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( 1.17b) 
·· (1.17c) 
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At the transition point between the driven and locked and the driven and unlocked regions, 
the phase difference is 90°. Using this boundary condition: 
~w -1 y-- ( 1.18) 
and applying equation (1.17c) to equation (1.18) yields an equation for the tracking 
bandwidth of the SO: 
G 1V, BW = 2K == m_ 1• CV0 (1.19) 
The acquisition time of the SO may be approximated by: 
T = 1 
K ~1 - ('}t')2 
(1.20a) 
From practical measurements, the quantity ('}t') 2 is small, thus: 
T ~ l R ( 1.20b) 
and from equation (1.17c) and (1.20b) yields: 
( 1.20c) 
For high speed applications, a small acquisition time is required. This can easily be done by 
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increasing the tracking bandwidth. Another method suggested by Vasil Uzunoglu is to 
operate the SO in its nonfundamental mode of operation. In this mode, the SO is 
syn·chronized by a higher order harmonic of the designed SO operating frequencies and the 
, 
output is reco.vered by sending it through a bandpass filter which rejects the frequencies 
which are not that of the injected harmonic. The input frequency may then be an Nth 
order harmonic of the SOs fundamental or free-running frequency. It has been shown that 
in this manner of operation, higher tracking ranges have been achieved [11]. 
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The earlier sections of this chapter have been dedicated to addressing the topic of 
synchronous systems. In this discussion, the topic of the phase difference between clock and 
data and also between input and output has · been placed aside. For coherent 
communications to be possible, both frequency and phase information must be taken into 
consideration. In this manner, the exact timing information is available, which enables· the 
~ 
proper processing of information to take place. 
Assuming that during the transmission of the signal both clock and data are 
retrieved from a single carrier, there will be no expected phase shift or phase error between 
the two signals. At the receiver, when the synchronization network obtains the data and 
clock information, t~ may be an added phase shift introduced by the synchroniziiig 
' 
circuit. Taking the SO for example_, if the input signal drifts fro;m its expected frequency, 
the SO is still able to track the signal but will regenerate it at a phase offset: 
( 1.21) 
In some applications such a phase offset is not tolerable. In carrier recovery circuits for 
example, a phase offset should not be present otherwise incorrect demodulation of the 
signal will occur. 
There may be confusion between the term synchron9us and the term coherent since 
a synchronous system should be inherently coherent. In this thesis, a synchronous system is 
"'\,, . 
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defined as a system that runs on a master ~locking scheme with a known· phase 
, relationship between transmitting and receiving clocks. As the case of the SO, an inverse 
sinusoidal phase relationship exists between the input and output while in a properly· 
operating PLL, zero average phase error is expected. The term coherent can be used to 
define a synchronous system that has zero phase error introduced at the receiving site. 
For SO applications to coherent communications, there is a need to convert the 
inverse sine frequency-phase relationship (phase error) to a zero phase error within a 
specified tracking bandwidth. This can be done by either externally phase shifting the 
leading signal if the phase relationship is known, or by in tern ally correcting the phase 
error. The latter case is pr~ferred. Phase correction for the SO can be done internally by 
shifting the center frequency to track the input frequency since at the center frequency, 
there is zero phase between th·e input and output signals. Applying this method of 
converting the SO to a coherent circuit yields the Coherent Phase Synchronous 0.scillator 
(CPSO). 
. ·' (I 
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Chapter 2:. -
Theory of the CPSO 
In the publication by_ Uzunoglu and White [11] discussing the properties of SO, the 
authors were able to s4ow a linear center frequency versus supply voltage dependency. 
\ 
This raises a few questions. What causes this relationship to ·exist? Can this phenomenon 
be practically applied -as ·a useful property? Figure 2.1 shows the center frequency 
dependency on supply voltage. 
In the SO, the supply voltage is related to the biasing conditions of the SO. From 
equation (1.11) the center frequency may be written as: 
Wo = (2.1) 
At first glance, the equation does not depict any bias dependency of the center frequency. 
This equation is solely dependent on the tank circuit properties which are constant. A 
closer look at how the above equation wa~ derived may shed light on this matter. 
A linear model of the SO was used in the analysis deriving equation (2.1) 
(Figure 2.2). Note that the transistor was modelled by the hybrid-1r model. C2 is 
effectively parallel to the base-emitter junction of the transistor since C 1 is a short in the 
f' 
frequencies of interest. Similarly L1 is parallel to the base-collector junction. From a basic 
'( 
. ' 
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introductory course in semiconductor physics, for a p-n Junction: 
Cp-n = - 1 1 2(- ·+ -) (Vb· - VeE) Na Nd . ' 
or 
Co 
Cp-n = _(_1 ___ V_B_E_)-~ 
vbi 
1 
2 
where Na and Nd are the acceptor and donor levels respectively, 
q is the charge of an electron, 
fs is the permitivity of Silicon, 
¢,. is the built in potential, 
1 
·VBE is the p-n junction voltage. 
1 
·2 
\. 
(2.2a) 
(2.2b) 
;_ 
If the impedances\CBE and CBC are comparable to that of C2 and L2 respectively, then 
• 
the linear model should be changed to reflect the effective impedances on the nodes 1-2, 1-
3, and 2-3 in Figure 2.2. A nodal analysis of the circuit with these p-n junction 
· capacitances included is shown in Appendix A. The resulting equation for center 
frequency may be written as: 
Wo = (2.3) 
From equations (2.2b) anq (2.3), it can be shown that the center frequency w0 is bias 
sensitive. Thus·, if the center frequency of the SO can be altered to track input signals 
_I 
' 
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then the SO can be used in coherent systems. This concept was first introduced by 
Uzunoglu [17]. _~ 
In order to design a CPSO, the requirement of zero phase error existing between 
input and output signals must be satisfied. If the input frequency matches the center 
frequency f0 of the SO, a zero phase error is expe1cted at the output. Since control of f0 
can be done by changing the SO bias levels, a feedback path can be created in order to 
adjust the SO bias levels such that the center frequency is able to track the input 
frequency. 
Figure 2.3 shows the tracking operation of the SO. Shifting the center frequency 
also shifts the SO skirt characteristic. Thus, an instantaneous SO skirt characteristic may 
be associated to a specific bias level. The tracking range of the SO depends on the range 
of frequencies that the change in the bias levels can shift the SO center frequency. This is 
related to the change in capacitance values the base-emitter and base-collector junctions 
can assume, affecting the center frequency as shown from equation (2.3). With an SO 
feedback network that allows the shifting of the center frequency, a ~ider tracking 
bandwidth may be expected. This SO configuration is a precursor to the Coherent Phase 
Synchronous Oscillator ( CPSO ). The careful selection of the top transistor Q 1, taking 
into consideration the change in its pn ju.nction capacitances versus applied voltage, 
allows the designer to select the appropriate tracking bandwidth for this new SO design. 
If the SO operates at its center frequency at all times, max.imal noise rejection can 
be achieved. This is true because at the center frequertcy, the largest Q value exists, 
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leading to a minimum noise ban.dwidth.' As long as a CPSO is designed to operate in such 
a manner, it ,1will have a bandwidth independent of the tracking range (11] (16]. 
.. ..,. ' 
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Figure 2.3 Tracking operation of the SO due to the varying SO bias levels 
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The relationship between the SO transistor biasing and the SO center frequency 
was derived in the previous section. A feed back processing network must then be designed 
such that information on the input frequency relative to the SO center frequency n1ay be 
. 
obtained and a change in the SO biasing scheme performed to shift the center frequency 
to that of the value .of the input frequency. Of course, simply creating a feedback path 
does not necessarily mean coherency may be achieved. Coherency is possible by the 
careful design of a frequency selective feedback circuit and the proper mapping of the 
feedback bias versus the input frequency to the input bias versus center frequency 
characteristics of the CPSO. Feedback parameters are thus important and must be 
calibrated to allow such a mapping to take place. In this section, an analytical theory of 
how the CPSO feedback path must be designed and calibrated is presented. 
Equation (2.3) shows the relationship between the p-n junction cap~citance of Q1, 
and the SO center frequency. Assuming that the base-collector junction is largely reversed 
biased and therefore small fluctuations in the base voltage tend not to change the 
reversed biased base-collector junction capacitance by a large amount, substituting the 
junction capacitance relationship ( equation (2.2b)) for the base-emitter junction 
capacitance leads to a relationship between center frequency and base-emitter bias which 
is written as: 
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C2 + C3 + Co 
(1 - ~E)J 
Wo = bi (2.4) 
L C2 C3 + C3 Co (1 - VBE)~ • 
· vbi 
,, 
A simulation of w0 versus V be is shown in Figure 2.4 . 
Equation (2.4) is valid for reversed biased p-n junctions. Typically, the SO 
base-emitter junction is biased by a large signal, high frequency voltage as shown in 
Figure 2 .. 5a. It is difficult to model the large signal analysis of the ·p-n junction , 
capacitance. Under normal operation of the ·~O, a large signal voltage also exists across 
the base emitter junction. Experimental results show that the SO output has the high 
noise rejection characteristic and measurements taken with a spectrum analyzer show 
that under the driven and locked range of frequencies, the .. output signal has a very 
narrow resolution bandwidth. These measurements thus show that the although the base-
,, 
emitter voltage is varying by a large amount, the junction capacitance does not fluctuate 
wildly and track the junction voltage as predicted if the large signal V BE was applied to 
equation (2.4 ). By doing so, the SO will have to shift ·its center frequency to track the 
large signal VBE leading to an output with a large range of frequency components. This 
is not the case wit_h the CPSO which outputs a single frequency signal when in the driven 
and locked mode. 
Thus, in order to develop an analytical model of the effects of biasing to the SO 
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center frequen·cy, an associated a-verage capacitance is used to model the effective base-
emitter junction capacitance. Figure 2.5a to 2.6d shows the base, emitter and base-
emitter voltages at different bias conditions. 
' 
. 
Assuming that the base-emitter junction capacitance is small compared to C2 or 
C3, equation (2.4) can be re-written as: 
Q 
2 
. Wo = (2.5) 
I' 
or through a Taylor series expansion: 
(2.6a) 
with 
(2.6b) 
Neglecting higer order terms: 
(2. 7) 
Thus: 
i 
\ (2.8) 
·Performing yet another Taylor expansion yields: 
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where • 
0
• (2.9b) 
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. Ah expansion of the CBE term can also be made: 
(2.10a) 
or 
1 avBE C0 1 - - + ... 2 (Vbi - VBE) CBE ~ _______ 1__ _ 
VBE 2 1---
vbi 
(2.10b) 
neglecting higher order terms and substituting CBE into the equation for w0 : 
0 
·wo ~ wo (2.11) 
with w0 = 
• 
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Thus, a linear relationship between the reversed biased d V BE and w0 is derived. 
Figure 2.6 depicts how the SO biasing can be shifted. The resistor Rs, which is generally 
smaller than the biasing resistor R1, is directly attached to the base of the 'top transistor 
Q 1. Assuming a large input impedance at the base of the transistor, applying a bias at. 
node A affects the base voltage as: 
. (2.12) 
SO ( R1 ) 
~VBase = ~Vbias R + R 
1 B (2.13) 
Changes in the base voltage, ~ V Base, 
so 
of Q1 can ~,hen be introduced by applying a · 
voltage at node A called V bias· 
\ 
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Figure 2.5b Base voltage and emitter voltage of Q2 at an SO input 
bias of of O volts 
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A feedback bias versus center frequency curve described by the relationship shown 
'-
in equation (2.11) is obtained experimentally (Figure 2. 7). The feedback bias to the SO 
versus center frequency ~an be approximated by a linear function:; 
where 
10 
Vbia, = -M1 fo + A 
Yr - V1 
M1 == I f f I 
r - I 
and Vi , V r , V c , f1 , fr , and fc., are arbitrary points in the linear region of 
(2.14a) 
(2.14b) 
(2.14c)· 
the SOs feedback bias versus center frequency characteristics depicted in the figure. 
An analytic equation for M 1 can be found by obtaining the change in w0 with 
respect to the change in the base voltage. rrh us from equation {2.11 ), the ratio of the 
change in w0 with res.pect to the l)asc voltage is: 
~VBE _ 41r (Vbi - VaE) 
~fo o CnE wo 
Substituting equation (2.13) yields: 
38 
41r (Vbi - VaE) 
0 CnE Wo 
• 
'"' 
(2.15a) 
(2.15d) 
l 
! 
I. 
,·. 
From equation (2.14a), M 1 is the slope of the SO bias versus center frequency relation 
and is thus: 
so 
M _ dVbiaa·· 1 - dfo 
or 
C 
(2.17) 
.> 
Once a linear region in Figure 2. 7 is determined and the parameters in 
equation (2.14) are found, the output feedback voltage versus input frequency 
• 
characteristic of the return or feedback network must then be mapped to match 
equation (2.14). A relationship must be derived to determine what type of feedback 
network must be employed. 
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The SO has a steady state phase relationship was perviously written as: 
\i 
obtaining the sine of the ste_ady state phase error yields: 
sin ,1.. = dw Y'ee Y 
and frorr1 cquatir,ns {1.17h) and (2.I8l>): 
' 
w,, -w. 21r(f0 - f·) 
a1· rl ,it. - I - I 
" ¥'es - K - K 
{2.18a) 
{2.18b) 
(2.18c) 
I•:quatic,n (2.18c) has a linca.r dcr>endcncc <>n fi. Soluti<JnR tc, the cqua.tic,ns dcrivccJ in the 
' 
linear rn<><Jcl ,,f the SC) for the inJ>Ut and <..>utr>ut RignalR arc Rh<,wn in cc1uatic.>n ( 1.15a) and 
( l .15l>) l'CR(>ectivcly. J>haR<! Rhifting the ,,utr>ut Hignal by f)0° yields: 
(2.1 {)) 
AJ>plying the input signal and the r>hase shifted outr>ut signal to a phase <let,~ctor results 
in the rr1 u I ti J>licatic,n ,.,f the t we, signals. 
. · Vi Ve, ( . ) V mult == 2 cos (4>88+ 90) - cos {2wit + </,88 + 00) (2.2()a) 
t 
(2.201>) 
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Typically phase detector outputs are input signal amplitude independent, given that the 
input amplitudes are large enough: 
(2.20c) 
where Kd is the phase detector ( or multiplier) gain. 
After a low pass filter stage, the resulting voltage is then: 
,/ 
V filter = Kd sin ( <Pss) (2.21a) 
Now using equation (2.18c), substituting it into equation (2.21a): 
(2.21b) 
Since the multiplier used in t1his circuit has a differential output, a differential to single 
ended amplifier is used. Thus the output after such a stage is: 
(2.22) 
The differential to single ended stage performs an inversion and an amplification of Ka. 
Typically, Ka should be kept to unity gain. At this point, the feedback voltage is 
dependent on the difference between the input and center frequencies. For the proper 
operation of the CPSO, the free running frequency must track tpe input frequency. Since 
equation (2.14a) depicts the relationship between free running (center) frequency versus 
41 
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applied bias voltage, the feed back bias should be able to exhibit a similar characteristic 
} . \ 
under closed loop. Thus, there,Js a need to get the feedback voltage,, in the form of 
<··, 1. .. 
equation (2~14a). At this point in the return or feedback circuit, a dependency on the 
input frequency has been shown. Thus an adjustable gain to~change the slope of the 
multiplying factor of fi , and also a DC shift term installed. T.he output feedback voltage 
will thus be in tlie form of equation (2.14a). 
The output of the low pass filter, V filter' is the-n sent to a gain stage where the 
signal is amplified with an adjustable gain factor -G. The output at this stage is then: 
V gain = - G V filter (2.23) 
Finally, a DC voltage is added to yield a final feedback voltage equation written as: 
\ 
CPSO . 
V bias - - G Vfilter + Voe (2.24a) 
(2.24b) 
,... 
and reorganizing terms: 
CPSO _ 21r Ka Kd G · ( 21r G Ka Kd ) 
V biaa - - K fi + K fo + Voe (2.24c) 
or 
CPSO ( ) V biaa = - M2 fi + M2 fo + V DC (2.24d) 
where 
(2.25) 
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Which is similar in form to equation (2.14a). At this point it is important to· remember 
that the center frequency must change to track the input frequency. Merely matching 
equation (2.14a) with equation (2.24d) will not result in coherent operation of the CPSO. 
If f0 = fi the f0 and fi terms in equation (2.24d) cancel, which suggests that the feedback 
bias under coherent operation is V DC· In actuality, equation (2.24d) is an instantaneous 
V CPSO biaa versus fi relationship. ,Such an equation is valid for an individual SO skirt at a 
specific SO biasing scheme. At different biasing schemes, f0 shifts leading to a shift in the 
skirt characteristic. Thus under c,losed loop simply using equation (2.24) to describe the 
feedback response without considering the f0 dependence would not be satisfactory since 
the feedback versus input frequency response will change with the change in the feedback 
bias. To illustrate this, the plot in Figure 2.8a shows a feed back bias versus input 
frequency relationship. At different SO bias levels the skirt shifts to a different center 
frequency as shown in Figure 2.8b. Thus as the feedback voltage changes to match the 
required input bias such that the f0 is able to track the input frequency, the feedback 
volt~ge versus input frequency response also changes. In order to obtain the proper 
V CPSO bias versus fi relationship under closed loop, the SO biasing must be taken into 
consideration. 
A method to approach this problem of modelling the feedback voltage response to 
input frequency can be seen from Equations (2.14a) and (2.24d). Equation (2.24d), which 
is the instantaneous feedback voltage response to input frequency, has the dependency on 
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fi. and f0 • As previously stated, the objective of the feedback network is to change the 
center frequency to match the input frequency. Thus, there is a need to show the voltage 
..,,-41> 
dependency of f0 in order to take the shifting of the f0 term into account during 
I 
calibration. This may be done by incorporating equation (2.14a) into equation (2.24d). 
The resulting equation would be: 
,, 
so 
CPSO ( ( A - V bias ) ) V biaa =:; - M2 fj + M2 Ml + V DC (2.26a) 
Under closed loop, the feedback bias must equal . the bias applied. to the SO or 
V CPSO SO biaa V biaa· {Remember that fi ~ f0 for proper CPSO operation.) Rewriting the 
above equation: 
CPSO 
V CPSO f ( ·( A - V biaa ) V ) biaa ·= - M2 i + M2 · Ml + DC (2.26b) 
. CPSO Isolating the V biaa terms: 
(2.26c) 
or finally: 
(2.26d) 
Thus an equation in the form required is obtained. 
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Some comments about equation (2.26d) have to be made at this point. In order to 
match equation (2.14a) to equation (2.26d), the following conditions must be met: 
(2.27a) 
.I 
M2 
~A+ Voe A- ____ 1 _ _ 
- (1 + ~~) (2.27b) 
For equation (2.27a) and (2.27b) to be valid, M2 must be large. Another point of 
consideration is the purpose of the V DC term since the above equations seem to point in 
the direction of having to neglect V DC· Without the V DC term, equation (2.27b) would 
be written as: 
(2.28) 
Which cannot he satisfied unless M2 is infinite. Providing a large gain M2 leads to 
oscillations in the feedback network. The V DC term thus allows equation (2.27b) to be 
satisfied without the need of infinite gain M2. As M2 cannot be extremely large, this 
theory points to the direction that perfect coherency is not a realistic goal since equation 
(2.27a) cannot he completely satisfied. Thus, at the edges of the CPSO tracking 
bandwidth (see Figure 2.9), a small phase e·rror is present. 
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Figure 2.10 is a schematic diagram of the CPSO feedback network designed at 
' Lehigh University. The input signal to the CPSO as well as a 90° phase shifted CPSO 
' ' 
output signal is fed to a four quadrant Exarr operational multiplier (XR-2208) which is . 
able to track signals up to 100MHz. Phase shifting of the CPSO output signal is done by 
employing a simple R-C combination with a transfer function: 
( sCR H s) = 1+ s (2.29a) 
where s=jw. 
For small w, the transfer function becomes: 
H(s) . jwRC (2.29b) 
which induces a 90° phase shift. Note that the multiplier requires a 50m V signal 
\ amplitude for proper operation. 
The output of the operational multiplier is a\arfferential signal and thus a low pass 
configuration R-C stage is applied at each of the differential outputs to remove the high 
I', 
'' 
frequency components as suggested by the manufacturer. Since the manufacturer has 
specified an output resistance of 6KO, capacitors are externally connected shunted to 
ground. At this point, the feedback bia:i1 simply a DC term. The signal is then passed 
through a differential to single-ended amplifier. The differential amplifier transfer function 
is in the form: 
49 
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(2.30) 
With a large A, the absolute gai.n of the amplifier is close to unity. The output of the 
differential stage is then fed to an inverting amplifier stage with an adjustable gain (-G) 
which is used for calibration as described by equation (2.23). The next stage is a summing 
amplifier which allows for the addition of a DC_ term to the feedback signal as described 
• by· equation (2.24a). At the output of the summing amplifier the feedback voltage is in 
.. 
the form required as in equation (2.24d). The last two s·tages of the feedback takes into 
consideration some of the nonidealities by setting a window of allowed feedback bias 
values. The reason for this is that for large positive feedqack voltages, the base-emitter 
junction is less reversed biased and may become forward biased. Since equations (2.2a) 
and (2.2b) are valid for reversed biased junctions, such an equation would not be able to 
model the forward biased junction capacitance which rises exponentially. The linear,. 
so approximation then fails at the higher bias voltages. Also, at negative biases, the V bias 
versus center frequency curve changes its slope from a negative value to a positive one. 
This phenorri~non can be seen in Figure· 2.11. Thus the final stages limits the range of 
output voltages to prevent the nonidealities from corrupting the coherency characteristics 
fi 
of the CPSO. 
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Chapter 3: 
Experimental Results 
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A diagram of the setup used to measure SO bias voltage versus center frequency is 
shown in Figure 3.1. A prograrn, reproduced in Appendix B, is run on the lll>98;16 desk 
top comput,~r which allows the measurement to be J>erforrnecJ rernotcly. f4'requency 
measurements are performed J)y the llll3577 A Network Analyzer. ,-fhc Netwc)rk Analyzer 
is usc<J to apply a sinusoidal sig.nal c)f a specified amplitude and fre<1uency int<> the test 
circuit and tc>. rncasure the amplitude and phase characteristics of the cornr)onent of 
outr>ut signal whose frequency is equal to the input frequency. An llP8116A 
r>ulse/F'unctic>n G,~nerator is used to bias the SO with a voltage follc>wer stage in the 
output to isolate the SO frorn the l>ias-ing source. 'I'hc function generatc)r is triggered by a 
unir)olar 5 vc)lt prograrr1rr1able r>ower SU(lply. 
so 
The V biaa versus center frequency relationship is obtained by l>iasing the SO at 
the required voltage at node A, and taking an output signal arr1r>litude and phase 
measurement of the SO at the frequencies of interest. The SO bias voltage and 
corresponding center frequency are then stored in the IIP,9836 computer and the process 
is then repeated for a different SO bia_s. 1'he center frequency is defined here as the 
frequency where the phase difference between input and output signals <>f the SO is zero 
within the plateau of the amplitude (skirt) response. Figure 3.2 is a vfi~a versus center 
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· frequency plot for the CPSO Version 1.1. 
"· 
The feedback bias versus input frequ~ncy plot is measured in the manner depicted 
in Figure 3.3. The HP9836 computer acts as the controller and runs the remote program 
in Appendix B. The sweep type selected on the network analyzer is the CW (single 
frequency measurement state) mode where the amplitude and phase response of the test 
circuit is measur~d at a single frequency. In this setup, the network analyzer simply acts 
as a signal source. The SO is biased at node A by a 10 volt programmable power supply 
and the output frequen€y of the network analyzer is. varied. At each frequency value 
outputted by the network analyzer, an HP59313A Analog to Digital Converter measures 
the feedback bias voltage of the feedback network. This is repeated for a range of SO 
biasing levels. The SO bias voltage, the feedback bias voltage and the input frequency 
. . CPSO information ~re stored on disk for plotting. Figure 3.4 1s a measured V bias versus input 
frequency curve taken for CPSO Version 1.1. 
Q 
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so f . d f h so d b A V bias versus center requency curve 1s measure rom t e as escri ed in 
Section 3.1.1. A linear region is determined as shown in Figure 3.5. The frequency fc is 
selected to be the ''center" frequency of the CPSO. From equation (2.14b) to (2.14c), M1 
and A are calculated from the curve. A gain M2 sufficiently larger than M 1 is then 
selected for the feedback network. From equation (2.27b ), V DC is calculated and applied. 
V CPSO A bias versus input frequency relationship is then measured from the CPSO as 
described in Section 3.1.2. The points of interest in these curves are the points where the 
. CPSO 
feedback output bias is equal to the SO J?ias ,voltage. For each SO bias, a V bias versus 
input frequency relationship will yield one point which will be useful in the calibration 
scheme - that point being the frequency where vf;:;o = vfi~s· By this method, the SO is 
effectively under a closed loop configuration even without a physical form of connection. 
. CPSO 
The series ·of V bias versus input frequency curves discussed in Section 3.1.2 reflect the 
V CPSO effect of M2 and V DC in the feedback path and are the set of instantaneous bias 
versus input frequency characteristic at the various SO bias levels. The set of points 
V CPSO where bias 
so 
V can be considered as the ttue closed loop bias V
CPSO 
bias versus input 
frequency characteristic of the CPSO feedback network (Figure 3.6). The true closed loop 
V CPSO VTRUE bias versus input frequency relationship is relabelled ·as the bias versus input 
frequency relationship. A plot of the v~:/E versus input frequency is generated as shown 
. F" 3 A . f h VCPSO . f d h VTRUE 1n 1gure . 7. comparison o t e bias versus input requency an t e bias versus 
input frequency curves is made in order to determine if a match occurs within the linear 
V TRUE region used to determine M 1 · Matching the bias versus input frequency to 
equation (2.14a), takin_g into consideration that M2 cannot be extremely large, results in 
• 
the proper calibration of the CPSO. Thus once the curves are matched, the feedback loop 
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may be connected and coherent operation expected from the CPSO (Figure 3.8). 
CPSO The set of V bias versus input frequency measurements obtained at the various 
SO bias levels are time consuming especially since only one point, v~1;,;.0 - vfi~s , is 
valid for each curve. A straightforward method may be used to obtain' a true closed loop 
V CPSO · f h . . Th" b d b . 1 . h bias versus input requency c aracteristic. 1s can e one y s1mp y connecting t e 
feedback to the CPSO and measuring directly the CPSO . V bias versus input frequency 
characteristic. The SO biasing problem is solved since the SO is automatically biased by 
the feedback network. Such a configuration is shown in Figure 3.9. 
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Chapter 4: 
Conclusions 
A theoretical analysis has been cond
ucted for the design, calibration and 
operation 
of the CPSO. The theory as well as
 experimental results reflect the pro
blem of not being 
able to achieve perfect coherency w
ith the current feedback method. Th
is problem arises 
from the limitations that must be _
made on the magnitude of M2. Lar
ger values of M2 
allow equations (2.27a) and (2.27b) to be s
atisfied. With large M2, a problem 
surfaces. 
Oscillations in the feedback circuit b
reak out due to the large feedback g
ain (Fig·ure 4.1). 
A simple way of looking at this pro
blem can be seen in the v~:;0 versus input frequency 
curves. With an infinite M2, the c
urve is expected to be a vertical lin
e (Figure 4.2). In 
this case, at a certain frequency, a 
wide range of voltage values are per
mitted due to the 
infinite slope. A small perturbation
 in the feedback thus sends the f
eedback voltage 
oscillating. Thus a limit on the 
value of M2 should be determiAed
. Past this limit 
oscillations break out in the feedba
ck path and wit-h even larger M2, 
larger oscillation 
amplitudes may be expected. 
The phase errors that result due to
 this problem of noninfinite M2 in 
practical 
CPSOs are typically around 5 to 
7 degrees. For applications where 
the phase error 
tolerance in within the range of 5 to 
7 degrees, the CPSO is a feasible alt
ernative to other 
~-
. 
frequency regenerating/recovery cir
cuits. Several advantages of the CP
SO are suggested 
(13]: 
1) The CPSO operates at its free running fre
quency -resulting in the zero phase 
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error and maximal noise rejection since by operating at its center frequency, the 
Q factor of the circuit is at a maximum and therefore, noise rejection is 
maximized. 
2) To a first order the CPSO tracking range is dependent only on transistor 
parameters (~Che) and not on the input signal characteristics. ri 
3) Sensitivity is constant within the tracking range. 
4) For the CPSO, signal acquisition times are similar to SO acquisition times since 
the CPSO is a modified SO with a voltage tunable center frequency. The 
CPSOs phase acquisition is dependent only on the feedback delay time. 
· 5) The CPSO is not susceptible to hangup or false-lock, a common problem for 
PLLs. 
. . 
At a specific input frequency fi, the SO within the CPSO structure is biased at a 
voltage which allows the SO center f_requency to match fi. Th us instantaneously, the 
' CPSO looks like an SO with a center frequency of fi. The noise bandwidth of the SO is 
very small. Therefore the CPSO, which is simply an SO with a variable center frequency, 
also has similar noise rejection properties as the SO. Also, from discussions in Section 2.2, 
the change in the base-emitter allows the change in center frequency of the SO. The 
h larger the change in the base-emitter capacitance of the transistor due to change in the 
-applied junction voltages, the larger the frequency range that the SO can be biased. 
Sensitivity is defined here as the rate of change of the junction capacitance with respect 
to the change in the applied junction bias. Thus a large sensitivity means that the p-n 
junction capacitance changes more radically allowing the center frequenci to do so 
similarly .. 
A matter of concern must be raised regarding an issue that has been neglected 
until this point. M2 is inversely proportional to K as seen from equation (2.25) . From 
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equation 1.17c: 
( 4.1) 
Thus K, and in turn M2, is dependent on Vi. Changing Vi will change M2 which can 
throw off the calibration and thus not result in the coherent operation of the CPSO. 
Although experimental r~sults show a coherent response within a lOdB change in the 
input·, the Vi term must still be taken into consideration in applications of the CPSO~ 
-~ . 
A set of analytical expressions have been derived to explain the theory of 
operation of the CPSO. These expressions are also used to determine a calibration process 
for CPSOs. Future innovations for the CPSO point in the following directions: 
1) Redesigning the feedback path in order to eliminate the Vi dependence of M2. 
2) An analysis of the phase acquisition characteristic of the CPSQ may be made to 
determine the phase acquisition time. 
;I> 
3) Obtaining a theoretical expression for the CPSO tracking bandwidth. 
4) Deriving a theoretical expression for the base-emitter and base-collector 
capacitances taking into consideration the large signal base-emittter voltage. 
0 
Concerns about the Vi dependence of M2 has led to a proposed new direction in 
the design of the CPSO feedback network has been suggested (Figure 4.3). Instead of a 
feedback dependent on the properties of the input signal (i.e. the phase detector) which 
"1' 
make the circuit more sensitive to noise, a new method which is able to gather frequency 
information only from the output can be developed. A frequency counter is used to detect 
the output· frequency and the frequency information is processed by a network which is 
72 
'( 
·l 
.. 
" , 
S~nchronous Frequenc~ 
. 
...__. _ _. 1n out ti--__ ..___. 
Oscillator 
\. 
DC 
Voltage 
Counter 
F requenc~ to 
Voltage 
Mapping 
Figure 4.3 Blocked diagram of a proposed input amplitude independent CPSO 
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calibrated to adjust the SO biasing in order· to enable t.he center frequency to track the 
input. Thus the feedback may be in digital or analog form depending on the design. In 
this manner, a direct frequency to voltage mapping may take place as _opposed to the 
original method of finding a relationship between phase error and the frequency 
information and then converting the relationship into a bias voltage. 
\ 
. I 
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Appendix A: \. 
Linear Analysis of the SO 
Figure A.1 is a diagram of a linear model of the SO. A nodal analysis of the 
circuit leads to the following equations: 
Node 1: 
Node 2: 
Node 3: 
jwCec + .1 JW 
=0 
V1-V3 V3-V2 
___ 1 ___ ;.___ + ------1----- + GM1 Vi - GM2 (V1 -gV3) ~ 0 
jw(C2 + C3) jwC3 
(A.1) 
(A.2) 
(A.3) 
From the equations from nodes 1, 2, and 3 respectively the following equations may be 
I . 
written: 
j 
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.. CaE 
0' 
L 
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I 
i 
-• 
I1 = GM2'JsE2 
Iz= GMI VBE1 
Figure A.1 A linear model of the SO as shown in Chapter 2 
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V (; wC + j2w2CecL + 1 + 1 ) - V (j2w2Cec + 1 - G ) 
2 J 3 JWL ~ 1 JWL M2 
· (A.6) ·· 
which leads to a matrix of the form: · 
* V2 - 0 (A.7) 
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For a solution to exist, the determinant of· the matrix should equal zero. From this 
requirement, an equation may be derived in the form: 
(A.8) 
Assuming that RsG~2Ro is small and collecting real terms in the equation above results in 
an equation of w written as: 
w= w0 = (A.9) 
This analysis may be carried further to develop the fundamental differential equation that 
relates the input signal to the output signal. 
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Appendix B: 
Remote Programs Used in Calibration 
The following programs were used to perform measurement remotely from an HP 
so 9836 desktop computer. The program ''12888" allows the measurement of the V bias 
V True versus center frequency characteristic of the SO (see Figure 3.1) and the bias versus 
input frequency characteristic of the CPSO. The program ''REMOTE". allows ,for the. 
V CPSO measurement of the instantaneous feedback voltage versus input frequency or bias 
verstis input frequency characteristic. Some portions of the program was appended from a 
demonstration program for the HP 3577 A NetworK Analyzer. The program "USER" is a 
·data tranfer program which allows measured data to be read from a disk file and plotted 
using ''F1DDLER14", a plotting program written by Richard Booth. 
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! REMOTE 
! VERSION 4-17-89 
! Marvin Tam 
! . 
! . Synchronous Oscillator 
! 
!This program allows the remote measurement of biu voltage versus 
!center frequency characteristic of the Synchronous Oscillator 
!Alsc,, the Coherent Phas,! Synchronous Oscillator feedback voltage 
!versus inr,ut frequency rr1ay l,e rr1easurcd using this program. 
1 
2 
3 
4 
10 
ll 
13 
14 
15 
16 
17 
18 
!Note: H(Jme parts of this prograrn have been appended frorr1 a cJemonst.ration 
. 1 {) 
2() 
21 
! r>r<,grarn f<Jr the ll Jl:J577 A. \ -~ 
' • J>JtlN'I' ()11Il$(12) 
22 J>JtIN'l' 'l'Al3XY(2CJ,1CJ),"IJC) N01' D1Srl~URJ3 DATA NO'f S'I'Olll~I)" 
2:J ASSIClN «J>llp:J.577a 'J'() 71 l 
24 ASSl(lN «ll•'unct 'I'() 71fJ 
3() I) IM 1Jfr$(5C)C)CJ] ,(;,!n t,~r$(2C)] . 
3 1 I ) I M I•',, u t 1 ( -4 C) : 4 0) , I•',, u t 2 ( -4 () : 4 () ) , I•'<) u t: 1 ( -4 CJ : 4 0 ) , f' <l u t 4 ( -4 () : 4 CJ ) 
:J 2 I) IM I•' in 1 ( 1 ()CJ), I•' in 2 ( I OC)), I•' in :J ( 1 ()()), I•' in 4 ( 1 C)C)) 
4() ()()M /lJnit/ Suf$[1C)],J)a,ta,(2,.50) 
5() (~C)M «~ll1>:J577a 
0() (~()M /Narn,!/ J>r,~$[1()()],Mc,de$[10] 
7() C)N J•:Jtlt()Jl c;AJ,J, J•:rrc,r 
71 J>JtlN'J'l•:lt IS 1 
72 Vin fla,g=() 
74 J),~c:iHic,n:! 
7.5 ! 
76 ! 
77 !J)l•:(;IJ)I•: WIIA'J' 'J'() J)() 
78 ! 
7 !) I> It I N 'I' () I I I l$ ( 1 2) 
8() I) IS J> 
.. 
82 J> Ill N'J' 'l'A IJX. Y {22,f)) ;"SYN(_; 11 ll() N () lJS C)SC I l,l"A 'I'C) fl S lJ 13 J> llOCJ llA M" 
.. 
8:J J>JtlN'I' 'J'AJ3XY(l8,10);"WIIA'l' Ml~ASlJflJi:MJ4:N'l' I)() Y()lJ WISII 'I'() 
J> 1~:Jtl•'C) llM 'l" 
84 ()N Kl··:Y C) l.1Al3J~:1, "I•' VS VIN",l (J()'J'C) Vinny 
85 C)N KJ~:v '1 l,Af3J•:J, "V()lJ'l' VS l•'",1 (J()'J'C) Vc,utty 
86 () N K 1;: Y 2 l,A 131•~ I, "I-' 11) l) I, I•: It", l (J O'J'C) l•'idd ly 
·· 88 lu!cJ: c:; O'J'() Jte,I 
89 F'idcJly: J"OAJ) "l•'ll)J:ll"l!:ltl4:IN'J'J~:JtNAl,,4,l" 
00 S'I'QJ> 
92 V c,u tty:! 
93 J:> Ill N 'I' C l·I RS ( 12) 
04 Vinflag=-1 
95 (]01'0 Cc>r1necting 
96 Vinny:! 
97 · !ADDING TlllS SINCE: 'l'liERE SEEMS 1'0 BE A GLl'I'Cll ON i..,IllS'I' 'l'IME 
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FUNCT GEN. OU,TPUTS 
_ 98 Vin flag= 1 ' . 
99 Vinh=-0 
100 Vinl=-.05 
101 PRINT CHR$(12);TABXY(20,10),"PLEASE TURN ON FUNCTION 
GENERATOR" 
102 PRINT TABXY(20,11),"DO NOT FQRGET THE D TO A TRIGGER" 
103 DISP "PRESS CONT WHEN READY" 
104 BEEP 
105 PAUSE 
106 DISP '&" 
107 OUTPUT @Funct USING "#,K";G$,"DC4 Ml CTO W3 FRQ lMZ DTY 90- % 
LOL " Vinl "V DO" 
' ' 108 OUTPUT @Funct USING "#,K";"HIL" ,Vinh,"V DO" 
109 OUTPUT @Funct USING "#,K";"Dl" 
110 !clear srq of the funct gen 
111 Q==SPOLL(716) 
112 OUTPUT l;CHR$(12) 
113 PRINT TABXY(20,10),"INITIALIZING NETWORK ANALYZER" 
114 ! 
115 Connecting: ! 
116 ! 
119 PRINT CHR$(12);TABXY(22,8);"LOOK {\.T THE NETWORK ANALYZER!!!!" 
120 ! 
121 ! Showing how to connect. 
122 ! 
123 
130 
140 
150 
160 
170 
180 
OUTPUT ·@Hp3577a;"TR1 DFO TR2 DFO GRO CHO MNC MNO ANC ANl" 
ASSIGN @Custom_bpf TO "synchro" 
EN'l;j:R @Custom_ bpf;Bfr$ 
OUTPUT @Hp3577a;Bfr$;END 
OUTPUT @Hp3577a;"CKB MNC MNl" 
OUTPUT @Hp3577a;"ENM ""1Done""" 
' • 
190 LOOP 
200 
210 
220 
230 
240 ! 
OUTPUT @Hp3577a;"DKY" 
ENTER @Hp3577a;Key 
EXIT IF Key==13 
END LOOP 
250 !!!!!!!!!!HALT!!!!!!!!!! 
251 ! 
252 !CHECK ALL CONNECTIONS BEFORE CONTINUING WITH THE 
MEASUREMENTS 
253 ! 
. 255 PRINT CHR$(12};TABXY(20,10);"PLEASE CHECK CONNECTIONS THEN 
PRESS CONT" 
256 PAUSE 
257 !DECIDE 
258 ! 
259 IF Vinflag=-1 THEN GOTO Whammo 
260 ! BUT IF VINFLAG==l THEN DO VIN VS FOUT 
81 
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261 ! 
262 ! 
263 Beginning: ! VIN VS FOUT ROUTINE 
270 Abort_flag=O 
271 Vin=O 
280 OUTPUT @Hp3577a;"IPR" 
281 OUTPUT 710 USING "#,K";"2000" 
290 GOSUB Center set 
-300 GOSUB Span_set 
310 GOSUB Amp_set 
320 ! 
I 
' 
· 330 OUTPUT @Hp3577a;" ANC MNC MNl ENM ""8ABORT""" 
340 OUTPUT @Hp3577a;"SQM8" 
350 ENABLE INTR 7;2 
360 ON INTR 7 GOSUB Abort 
· 371 ! 
372 ! 
373 ! 
374 ! 
375 ! 
380 Parameter: ! REAL MEASUREMENT!!!!!!!!!!!!!!!!!!!!!!!!!!!!! 
381 Dc=O 
383 Npts=lOO 
384 OUTPUT l;CHR$(12) 
385 PRINT TABXY(17,10),"D0 NOT. DISTURB DATA NOT STORED (SYNCH. 
OSCL.)" 
386 FOR Looper=-Npts TO Npts ! 40 points each way 
387 !DOUBLE THE SET VOLTAGE REMEMBER 50 OHM OUTPUT 
IMPEDANCE!! 
388 Vin=((5/Npts)*Looper)+Dc !DC ADD TO ADJUST START/STOP BIASES 
389 Vinh==Vin 
395 Vinl=Vin-.1 
397 G$=" EOT" 
398 !NOTE GATE TRIGER MODE 
400 OUTPUT @Funct USING "#,K";G$,"D1 DC4 .Hl M2 CTO W3 FRQ lMZ DTY 
90 % HIL ",Vinh,"V" 
403 OUTPUT @Funct USING "#,K";"LOL" ,Vinl,"V DO" 
404 !CHECK TRIGGER FOR THE FUNCT GEN 
405 OUTPUT 710 USING "#,K";"2500" 
406 Q=SPOLL(716) !CLEARS THE SERVICE REQUEST OF THE FUNCT. 
GEN. 
407 
408 
409 
410 
411 
412 
413 
414 
415 
416 
' • ! SET UP THE MEASUREMENT ON THE ANALYZER 
' • 
OUTPUT @Hp3577a;"IPR" 
!ASSUMING MHZ CENTER FREQ .... MAY NEED CORRECTING 
OUTPUT @Hp3577a USING "3A,30A";"FRC ",VAL$(Center)&"MHZ" 
OUTPUT @Hp3577a_;"FRS";Span$ 
OUTPUT @Hp3577af USING "3A,30A";"SAM" ,Amp$ 
' • OUTPUT @Hp3577a;"SM2 TKM TRl MTX'' 
,. 
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417 OUTPUT <CHp3577a;"DM1" 
I 
420 ENTER @Hp3577a;M-ax 
430 Inaertion=-Max 
434 GOTO Zerophase 
435 ! SKIP EXRANEOUS MEASUREMENTS FIRST UNTIL LATER. 
//////////////// 
• 
440 ! · 
450 ! 
451 Passband: ! Me8.8urea the passband of the SO 
452 WAIT .1 
454 OUTPUT @1Ip3577a;"SM2 TKM" 
460 IMAGE "TRl MOl MKO" ,K,"DBR" 
470 OUTPUT @Hp3577a USING 460;Max 
480 OUTPUT @Hp3577a;"MTV -3 DBR MRT MPl" 
490 ENTER @Hp3577a;Pass_h 
500 OUTPUT @llp3577a;"MLT MPl" 
510 ENTER @Hp3577a;Pa,ss_l -
520 Passband=Pass h-Pass I 
- -
530 Center=Pass_l+J->assl>and/2 
540 IF Abort_flag=l 1'11EN GOTO Repeat 
541 RETUR,N 
791 ! 
792 !TJIIS IS WIIERI~ I l)l~'l'l•~flMINE: TIIE CEN1'~:ll FflEQUENCY 
793 !TIII~ GAIN PIIASI~ J>JJO'I' IS C)IJ1'AINEIJ AND TllE f_,REQlJENCY WllEllE -
THERE IS 
794 !ZEilO PIIASE IS (~ONSll)l~flI~I) AS 'I'llf~ CEN'r~:R FR[~QlJENCY 
795 ! 
797 Zerophase: ! 
798 ! 
800 !This is a routine tcJ find. frequency of zero phase error. 
801 ! 
802 !TAKE 'I'WO SWl~:,~r>s 
803 OFF"' EllROil 
804 !SET UJ:> 'fllE MAllKEll SlJCll 11'1IAT WIIEN l'I' SWEEPS IT WILL 
DEFINITELY 
805 !FIND A POINT WIIERF: TIIERI~~ IS ZERO PHASE DI~~FERENCE (CENTER 
FREQ.) 
806 !AND Al.1SO FIND 'flll~ :Jdfl PASSBANI) 
808 GOSUB Passband 
809 OUTJJU1' @1Ip3577a;"SM1 'I'KM 'fill 1.'R2 DF5 MTX M1'V Cl DEG MRT" 
810 !change span to srnall,~r on(~ for rnc,re resolution 
812 Rsp·an$=VAL$(Span/8)&"KIIZ" !ASSlJMING IN KllZ 
813 - OUTPUT @llp3577a;" M'I'C F~llS";Ilsr>an$ 
814 !find zero phase 
816 OUTPUT @llp3577a;"SM2 'fKM 'fRl 1'R2 DF5 MTX MTV O DEG MRT" 
817 WAI'f 1 
819 OUTPUT @Hp3577a;"MP1" 
820 ENTER @1Ip3577a;Cent 
821 ! DISABLE FUNCT GEN 
822 !NEED TRIGGER FOR FUNCT GEN 
8.24 OUTPUT 710 USING "#,K";"2000" 
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OUTPUT OFunct USING "#,K";"DO" 
! RECOVER OLD SPAN 
RspanS~VALS(Span)&"KIIZ" !ASSUMING IN KHZ 
OUTPUT 0Hp3577a;"MTC FRS";RspanS 
!DEFINE CENTER VALUE FOR NEXT LOOP 
CenterS= V ALS( Cent) 
826 
826 
827 
828 
829 
830 
831 
832 
833 
834 
835 
836 J: 
837 
838 
839 
840 
841 
842 
844 
845 
846 
847 
848 
849 
850 
852 
853 
854 
85,5 
8.56 
857 
858 
860 
861 
862 
863 
864 
865 
866 
867 
!DETERMINE THE VALUE IN THE FORM 1.566<,M,Hz NOT 1.56666E+6 
FOR T:::::l TO LEN(CenterS) 
CS=CenterS[T,T] 
IF CS="E" THEN GOTO J 
NEXTT 
! 
Center=VAL{CenterS[l,T-1]) . 
I 
I.F Abort_flag=l TIIEN GOTO Repeat 
! 
!SET lJP DATA IN 1,IIE ARRAY 
! 
Foutl ( I.1orJper )= Vinh •2 
F,,ut2( l..1ooper )=()ent 
Fout3( l"<xJper )=Max 
J.1out4( [Joo per)= J>aHshan,J 
' • 
P Ill N'f 'J'A lJX Y( J 0, J 3)," V = ", F,<>u t 1 ( IJooper) ," C EN'I' J•~Jl J? llE~Q. = ",Cent 
PRIN'fEll IS 701 
! PTllN'I' "V= ",1.icJutl(IJ<J<JJ>cr),"C)J4:N'I'I~ll J•'JlE:Q.= ",(Jent 
! P ll I N 'I' J~.: ll IS 1 
N ~:x ,.r IJc>c>J>cr 
()lJ'J,J>tJ'I' @J.iunct· lJSIN(_; "#,K";"[)O" 
ll EI~ f> .5 ()(), . 1 , 
IJ E I~ I' 2 0() 0, . 1 
1314: I~ J> f>CJO, .1 
JNJ>(J'J' "lnJ>ut the 1'itle ,,f the f~ile J">Jease" ,E~ntry$ 
· V c,J tage=() 
c_; ()'I'() lleJ>eat 
' • 
! F~NIJ OF JlECUJlSJC)NS 
' 
•. 
• 
! 
!S"f ART 01., TIIE flOlJ'flNE f~Oll FIN VS VOlJT 
! 
! 
868 Whamrr10: ! 
860 Voltag=O 
870 J>RJN'f CHRS(12) ~--
871 BEEJ> 
' 
872 INPU'f "1,ITLE OF 'I~IIE SERIES PLEASE (5 CllAR MAX)" ,Entry$ 
873 INPU'f "FMIN IN .MIIZ PLEASE" ,Fmin 
874 INPU'f "FMAX IN MIIZ PLI~ASE",Fmax 
875 · FOR Te1ter=O TO 10 
876 _Voltage=INT{OO.D+'I~ester) 
877 VoltS=VALS{Voltage) 
878 Checkvolt: IF LEN{VoltS)<>3 rflIEN 
84 
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879 
880 
881 
882 
883 
884 
885 
886 
897 
Volt$="0" &Volt$ 
GOTO c·heckvolt 
END IF 
Voltag=Voltag+l 
OUTPUT 707 USING "#,K";"2" ,Volt$ 
. Npts=lOO 
PRINT ClIR${12) 
DISP 
PRINT CHR$(12);TABXY(20,16);"Fmin = 
";Fmax;" M IIZ" 
929 Whammot: ! 
. ' 
"·Fmin ·"MHZ"·" 
' ' ' 
930 PRINT TABXY(24,ll);"MEASUREMENTS BEING PERFOilMED" 
Fmax -
931 PRINT TABXY(17,12),"D0 NOT J?ISTURB DATA NOT STORED (SYNCH. 
OSCL. )" 
933 ASSl(lN @Atod rro 706 
934 CLEAR 706 
935 OUTPtJT @llp3,577a;"IPR" 
936 OUTPUT @llp3577a;"TR1 TR2. DF5 1'KM SAM -10 dBrn" !SET UP 
TRACES 
939 FOR F=O TO N fJts 
940 Fo=( ( (l~rr1a,x-ll'rnin)* F /N pts )+ F'min) 
941 OUrI,J>lJ'I, @llp3577a;"ST5" 
942 OU'fPU1, @1Ip;J577a USING "#,K";"SFR ",Fo," MllZ" !SEND OU1' 
SOlJR,CE FREQ 
943 WAI'f 2 
944 OUrI'f>U1' @llp3,577a;"MP1" ! GET FREQ IN HZ 
94,5 EN'fE:Jl @1Ip3577a;Fin l(F) 
946 0 UrI'PlJ'I' ({~ II Jl3577a;" I) Ml" ! GET MAG N Irf UDE 
94 7 EN 1, J~: Jl @ 11 p :J 5 7 7 a; F' i n 3 ( F) 
948 0 lJ 'I' J> lJ 'I' ({~ II J>:!5 77 a;" f) M 2" ! GET PHASE 
94 9 EN 1, T~ Jl @ 11 p ~J 5 7 7 ,1; Ji' i n 4 ( F,) 
950 CLI~All 7Cl6 
951 ! CO R,JlE:C'I' I~R,JlO llS 
953 0 U1'J)lJ'I' @A tr)d lJSIN c; "# ,K" ;" ll88AJ" 
9,54 EN11 E:R (6)At(>d lJSIN(J "#,W";'I'ernp 
955 0 U'I'J) U1' «-JJ A tr)cJ lJ SIN(; "# ,K" ;" ll 88AJ" 
956 EN'I'l~fl @Atc)d lJSINCJ "#,W";'remp 
957 Fin2( F)==Tern Jl* 10/ 1 ()24 !'I,A I( I~ CAllE OF 2 D1GI1, 
958 PRI~'I, 'I'A nx Y( 1, 14 );" " 
959 PRIN'I' T ABXY( 10,14);" F'lll~Q. IS ";Fo;" M IIZ" 
961 P Ill N 1, 'f ABX Y ( 4 0, 14 ) ; " Vo u t is " ; ~-,in 2 ( I~) ; " VOLTS" 
962 PR,IN'I' 'I'AlJXY( 40,18);"VIN = ",'!'ester 
964 NEX'l1 I? 
965 BEEl> 500,.1 
966 BEEP 2000,.1 
967 BEEP 500,.1 
968 J>JtlN'f CHR$(12);TABXY(10,10);"MEASUREMENT CONCLUDED SEE 
MENU ON NE'I,WORK ANALYZER" 
969 P _ flag=O 
970 GOSUB Filer 
971 NEXT Tester 
85 
972 
973 
974 
978 
1002 
! . 
PRINT CHRS(12) 
PRINT TABXY(20,10),"D0 NOT DISTURB" 
' • ! 
1004 Repeat: ! 
1010 DISABLE INTR 7 
1011 PRINT TABXY{20,12);"PRESS S TO STORE DATA ONTO DISK" 1012 PRINT TABXY(20,14);"PRESS R TO REPEAT MEASUREMENT" 1013 PRINT 'I,AI3XY(15,13);"PRESS P TO STORE TJATA AND LOAD FIDTJJJER" 
1020 OUTPUT @1Ip3,577a;"CKJ3 MNC MNl" 
1030 OUTPUT @1Ip3577a;"ENM ""!REPEAT MEAS.""" 
1031 OU1'f>UT @llJ>3577a;" ENM ""3S'I,ORE DATA""" 
1040 OUTPUT @I1p3577a;"ENM ""8IlErfUllN""" 
1050 JJolo: l.100 P 
1051 ON KJJJ) c;C)'I'O Key_check 
1090 END l.1()() J> 
1104 GOrl,() Il,~r>eat 
1105 Key_ check: ! 
1106 KlJdd$= K 131)$ 
1108 IF Kbdd$=="S" Oil Kbd<J$="s" TIIEN 
1109 P flag==O 
111 0 c; 01., () J.' ii er 
1111 EN I) I Ii, 
1112 I Ji_., K b d d $ ==" P" 0 R, Kb d d $ =" p" T ll EN 
1113 J> _flag=l 
1114 (l()'fO Filer 
111,5 ENI) II., 
1116 IF Kbdd$=" Il" 0 R, Kbdd$=" r" 'f ll EN (]01'0 Decision 
1117 GO'fO l.1olo 
1120 ! 
1121 ! 
1170 STOP 
1180 ! 
1190 ! 
1200 (~enter 
1210 
set: ! 
' • 1220 
1230 
124() 
1250 
1260 
1270 
1280 
1290 
1300 
1310 
1320 
1321 
1322 
• 
All data$="" 
-
Mode$="FREQ" 
Pre$="1nput Approximate Center Frequency." 
' • 0 U'I'l' lJ'I, «ill fJ3577 a;" MN C MN l" 
0 U 'I' J:> lJ '1, @ ll I> a 5 7 7 a;" E: N M " " 1 M JI z" " " 
. 
. OU'l'J>U'l, @llp3.577a;"ENM ""2kllz""" 
0 U rl, f' U 'I' @II f)a.5 77 a;" l!~N M "" :3 II z""" 
0 UrI,JJU1, @II p3577a,;" l~N M "" 81lETU RN""" 
' • 
Data$= F,N J~n try$( All_ data$) 
Center=\/ AL( Data$(1,Lf~N (Data$)-3]) 
Center$=Data$ 
86 
. ,-
• 
.. 
• 
\, 
·· 1!., 
.... 
' ~ - ' . -
. \,. ... 
' 
.. 
• 1330 
1340 
1350 
1360 
1370 
OUTPUT @Hp3577a USING "3A,30A";"FRC" ,All_data$ 
> •• 
RETURN 
' • 
' • 
1380 Span set: ! 
-
1390· ! 
1400 All_ data$="" (~ 
1410 ! 
14~0 Mode$="SPAN" 
14SQ Pre$="1nput Approximate Filter Bandwidth." 
1440 OUTPUT @Hp3577a;"ENM ""8""" 
1450 Data$=FNEntry$(All_ data$) 
1451 Span_reset: ! 
1460 Search$=V AL$(VAL(All_ data$[1,(LEN(All_ data$)-
3)])* lO)&All_ data$[(LEN(All_ data$)-2),LEN(All_ data$)] 
1470 OUTPUT @Hp3577a USING "3A,30A";"FRS" ,Search$ 
1480 OUTPUT @Hp3577a;"TKM MTX MTC" 
1490 Span$=V AL$(V AL(All_ data$[1,{LEN{All_ data$)-
3)])*2)&All_ data$[(LEN {All_ data$)-2),LEN (All_ data$)] 
1491 Span=VAL(Span$) !DIVIDED BY 1000 
1500 OUTPUT @Hp3577a;"FRS";Span$;"TKM" 
1510 OUTPUT @Hp3577a;"MTX MTC" 
1520 ! 
1530 ! 
1540 RETURN 
1550 ! 
1560 ! 
1570 Amp_set: ! 
1580 ! ·' 
1590 All data$="" 
-
1600 . ! 
1610 OUTPUT @Hp3577a;"MNC" 
1620 OUTPUT @Hp3577a;"ENM ""ldBm~~,,,, 
1630 OUTPUT @Hp3577a;"ENM""2dBV""" 
1640 ! 
1650 Mode$="" 
1660 Pre$="1nput Source Driving Level." 
1670 Amp$="0 dBm" !FNEntry$(All_data$) 
1680 ! 
1690 OUTPUT @Hp3577a USING "3A,30A";"SAM" ,Amp$ 
1700 ! 
1710 RETURN 
-1720 ! 
1730 ! 
1740 Abort: 
1741 
1750 
1760 
1770 
1780 
' • Q=SPOLL(716) 
Srq=SPOLL(@Hp3577a) 
OUTPUT @Hp3577a;"DKY" 
ENTER @Hp3577a;Key 
ENABLE INTR 7;~ 
87 
• 
'· 
·• 
• 
,, ' 
1790" 
1800 
IF Key=20 THEN Abort_flag=l 
RETURN 
1810 ! 
1811 Filer:! 
1812 OFF ERROR 
1816 OFF KEY 
1820 File$=Entry$&V AL$(Voltag) 
1821 IF Vinflag=l THEN File$=Entry$ 
1827 Sowhat:! 
. 1828 What=400 
1829 Title$(1)="Fin vs Vout" 
' 
1831 I~ Vinflag~ THEN Title$(1)="Vin vs Fout" 
1832 T1tle$(2)=Fife$ 
1833 Title$(3)="" 
1834 CRE·ATE BDAT File$,What,12 
1835 ASSIGN @File TO File$ 
1836 OUTPUT @File;Npts 
1837 OUTPU1~ @File;Title${1) 
1838 OUTPUT @File;TitJe$(2) 
1839 OUTPUT @F'ile;Title$(3) 
1840 IF Vin flag= 1 Tll EN 
1841 OU'"f PUT @F,ile;Foutl( *) 
1842 OUTPU'"f @Fi1e;Fout2(*) 
1843 ELSE 
1844 OUTPUT @File;Finl(*) 
1845 OUTPUT @File;Fin2(*) 
1847 END IF 
1848 IF P_flag=l THEN GOTO Plut 
1849 GOTO When 
,. 
1851 !PRINT CHR$(12),TABXY(18,10),"DO YOU WANT A PL01, FROM 
FIDDLER?" 
1852 !INPUT Y$ 
1853 !IF Y$="Y" OR Y$="y" THEN GOTO Plut 
1854 PJut: ! LOAD FIDDLER 
185,5 DISP "Pl~EASE PUT FIDDLER13 ON THE LEFT IIAND DRIVE TO PLOT 
DATA. PRESS CONT" 
1856 PAUSE 
1857 LOAD "FIDDLER14:INTERNAL,4,1" 
1858 When: BEEP 
1859 RETURN 
1862 ! 
1863 ! Tl1E BUCK STOPS HERE 
1864 ! 
1865 END 
1866 ! 
1867 ! FUCNTIONS SUBROUTINES AND THE LIKE 
1868 ! 
1869 DEF FNEntry$(Al,l_inp$) 
1870 ! 
1871 
1880 
COM /Name/ Pre$[100],Mode$[10] 
COM @Hp3577a 
88 
• 
. './J ',) 
: j ;- . ~ _,. 
- ._) 
j 
. \···""; 
~----
/... .. 
,· 
... 
1890 Srq=SPOLL(@Hp3577a) ,, 
1900 OUTPUT @Hp3577a;"CKB" 
. 1910 OUTPUT @Hp3577a;"SQM8" 
1920 ENABLE INTR 7;2 . 
1930 ON INTR 7 GOTO Data_entry 
1940 OUTPUT @Hp3577a;" ANC ANl" 
1950 OUTPUT @Hp3577a USING "4A,A,40A";"EN~""" ,"2" ,Pre$,"""" 
1960 Routine: GOTO Routine 
1970 ! 
1980 ! 
1990 Data entry: ! 
-2000 
2010 
2020 
2030 
2040 
2050 
2060 
2070 
2080 
2090 
2091 
2092 
2094 
2095 
2096 
2097 
2098 
2100 
2110 
2120 
2130 
2140 
·2150 
2160 
2170 
2180 
2190 
2200 
2210 
2220 
2230 
·2240 
INTEGER lnp 
DIM Inp$(10] 
lnp$="" 
Serial=SPOLL(@1Ip3577a) 
OUTPUT @1Ip3577a;"DKY" 
ENTER @1Ip3,577(1;l'np 
IF O<==lnr> AND Inr><==fJ 'J~lIEN lnp$=VAL$(Inp) 
IF In JJ= 10 'I' JI f~ N In p$ =="." 
IF Inp==l 1 'I'llf~N lnr>$=="-" 
I f4' I n f> = 12 'I, 11 [~ N 
IF All_inp$="" 1,llEN 
All_inp$="" 
ELSF~ 
All_ in p$=A11 _ in p$[1 ;( l.,EN ( All _inp$)-1 )] 
END IF 
El.,SE 
END IF 
.. 
IF lnp==20 TIIEN GOTO Return 
IF, Modc$=="FREQ" OR Mode$=="SPAN" THEN 
SELEC;'f lnp 
CASE 1:3 
Inr>$=" MHz" 
CASI~ 14 
lnp$=="kllz" 
CASE 15 
lnp$=" Hz" 
END SELECT 
' • ! 
ELSE 
SELECT Inp 
CASE 13 
lnp$="dBm" 
CASE 14 
lnp$="dBV" 
END SEI.,ECT 
END IF 
All_ inp$=All _ inrJ$&Inp$ 
' • 
,-_~ 
/ 
2250 
2260 
2270 
2280 
2290 
2300 
2310 
2320 OUTPUT @Hp3577a USING "4A,2A,30A";"ENA""" ,"03" ,All_inp$,"""" 
·1.· 
1 
t 
89 
.r 
i J 
' ' l 
'"""• ......... 
'' 
_/' 
'-..,,., 
2330 ! 
2340 IF l3<=1np AND lnp<=15 THEN 'GOTO End 
2350 ENABLE INTR 7;2 
2360 GOTO Routine 
2370 ! 
2385 End: ! 
2390 - S=SPOLL(@Hp3577a) 
2400 OUTPUT @Hp3577a;"SQMO" 
2410 DISABLE INTR 7 
2420 RETURN All_inp$ 
2430 Return: ! LOAD "Initial" 
2440 FNEND 
2450 ! 
2460 ! 
;_2470 SUB F _ unit(Freq,Suf$) 
2480 COM /Unit/ Fuf$[10],Data(2,50) 
2490 ON ERROR CALL Error --... 
2500 Digit=l.1GT(Freq) 
2510 IF Digit>==6 TIIEN 
2520 Freq=Freq/1.E+6 
2530 Suf$=="Mllz""" 
2540 ELSE 
2550 IF Digit>=3 TIIEN 
2560 F,req=Freq/l.E+3 
2570 Suf$="kl-Iz""" 
2580 ELSE 
2590 Suf$=" Hz""" 
2600 END IF 
2610 END IF 
2620 SUBEND 
2630 ! 
2640 ! 
2650 SUB D_unit(Delay,Suf$) 
2660 COM /Unit/ Duf$[10),Data(2,50) 
267.0 ON'ER,ROll CALl" f~rror 
2680 Digit=LGT(Delay) 
2690 IF Digit>=-3 'I'll EN 
2700 Delay=Delay•l.E+3 
2710 Suf$=" msec""" 
2720 ELSE 
2730 IF Digit>=-6 TIIEN 
2740 Delay=DeHty*l.E+6 
2750 Suf$=" usec""" 
2760 ELSE 
2770 Delay=Delay*l.E+9 
2780 Suf$=" nsec""" 
2790 END IF 
2800 END IF 
2810 SU BEND 
2830 ! 
2840 SUB Error 
90 
. ' 
' ' 
I 
.. 
.. 
2850 
2860 
2870 
2880 
2890 
2900 
2910 ! 
2920 
! ........ -
COM @Hp3577a · 
OUTPUT @Hp3577a;"DFO RLO GRO CHO MNC ANC ANl" 
OUTPUT @Hp3577a;"ENA ""5Check connection and settings;""" 
OUTPUT @Hp3577a;"ENA ""6this program can not vieasure""" 
OUTPUT @Hp3577a;"ENA ""7this Device.""" 
WAIT 3 
LOAD "Synchro" 
SUBEND 
.. 
91 
I, 
... 
\ 
., 
/ 
l 
... 
.; 
• 
1 ! 12888 · 
2· ! VERSION 4-07-89 
3 ! Marvin Tam 
4 ! 
6 ! 
10 ! Synchrc,nou1 01cillator 
11 ! 
12 !'l'hi1 prc,gram allow• the remote measurement c>f SO biu voltage 
13 !ver111111 SO center frec1uency curves. It alao rncaNurea the tlo11ed lc,<Jp 
14 !()J>S() feecJback vc,ltage ver11uH inJ>Ut frec4uency c:haracteri,,tic. 
15 !Nc,te: Some p<lrtion11 <>f thiH J>r<>grarn have l>een &JJJ>enclecJ frc,rn a 
16 !dern<JJIHtration r>r<>grarr1 r,,r tht! If J> 3577 A. =< 
18 J>JtlN'I' (;llllS(12) 
1 0 c; () I, I•~ A I l 
2C) l'lllN'l' 'l'AI.JXY{20,10),"1)() N()'I' l)IS1'Ull1J l)A'l'A NO'J' S'l'()ltl~IJ" 
21 A S SI<; N @ I I J>:J5 7 7 a 'I' () 7 I I 
2 2 A S S I < _; N @ I•' u n ct 'l' () 71 f J 
:Jf) l)IM 1Jfr$[nf)()f)),<~,!nt,~r$(2C)) 
:11 1)1 M l•',,ut 1 ((): 1 {)()),l•',,ut2((): J ()() ),l•',,ut:J((): 1 ()0),l•',,ut'1((): 1 ()0) 
:J2 l)IM l•'in 1 ( 1()()),l•'in2( l()()),l•'in:J( J()C)),l•'in'1( 1()0) 
,1() <~()M /tJnit/ Suf$[1()),l)H.ta,(1,r,O) 
n() < ;<)M @II J>:Jn77a 
f}() <~() M / N Brne / I,,·,!$ [I()()), M ,,,l,!$( I()) 
7() ()N J•:ltlt()Jt <~Al,I, l·~rr,,r 
71 l'ltlN'l'l•:Jt IS 1 
72 Vinflag-=() 
71 f),~c:iHi,,n:f 
7r, ! 
'76 ! 
77 !l>l•~(~Jl)J4~ WJIA'I' 'J'(J I)() 
78 ! 
7f} J>JtlN'I' <~JlllS(12) 
8() I J IS I' 
8 2 I > It I N 'I' 'I' A I J X Y ( 2 2 , f) ) ; " S Y N < ~ 111 t C) N () l J S C) S < .~ 11, I , A 'I 'C) It S I J I J I ' It () < ; It A M " 
83 l'ltlN'J' 'J'AIJXY(l8,JO);"WIIA'I' MJ•;ASIJltl•~MJ•;N'I' IJ() YCJIJ WIHJI 'I'() 
J> I•:Jtl•'() ltM 't" 
81 ()N J<l•~Y () l,AJJJ•:J, "I•' VS VIN",I c;C)'I'() Vinny 
85 C)N I< l•:Y '1 IJA IJJ•;f, "VC) lJ'J' VS I•'", I CiC)'J'() V,,utty 
86 C)N J<J•~Y 2 l,AlJJ•:I, "1•'11)1)1,J•:lt",I <;()'I'() l•'i,JcJly 
88 Jt,1,,J: (1()'1'() Jt.1,,J 
8 0 I•' i cl d I y: I,() A I> " J•, I I> I> I, I•~ It 14 : I' N 'I' J• ~ J t N A I,, 1, 1 " 
90 S'l'C) J> 
92 v,,utty:! 
JJ:J 11 fll N 'I' (j 11 ltS( 12) 
94 Vinflag=-1. 
96 GOTO Connecting 
96 Vinny:! 
07 ! AD I) IN <J 'I' 1'11 S SI NC E '1' H ERE S EE MS 'l' 0 8 E A (J J., I 'I' C) 11 () N F1 I ftS 'J' 'I' I M I~~ 
FUNCT OEN. OU'f PlJ1'S 
92 
' 
't 1. 
'. 
98 Vin flag= 1 
99 Vinh=-0 
100 Vinl=-.05 
101 PRINT CHR$(12);TABXY(20,10),"P.LEASE TURN ON FUNCTION 
GENERATOR" 
102 PRINT TABXY(20,11),'~D0 NOT FORGET THE D TO A TRIGGER" 
103 DISP "PRESS CONT WHEN READY" 
104 BEEP 
105 PAUSE 
106 DISP 
107 OUTPUT @Funct USING "#,K";G$,"DC4 Ml CTO W3 FRQ lMZ DTY 90 % 
LOL ",Vinl,"V DO" 
108 OUTPUT @Fu~ct USING "#,K";"HIL" ,Vinh,"V DO" 
109 OUTPUT @Funct USING "#,K";"Dl" 
110 !clear srq of the ft1nct gen 
111 Q=SPOLL(716) 
112 OUTPUT l;CHR$(12) 
113 PRINT TABXY(20,10),"INITIALIZING NETWORK ANALYZER" 
114 ! 
115 Connecting: ! 
116 ! 
117 !TEMPORARILLY FORGET THE FIGURE MAKING ..... 
118 GOTO 251 
119 PRINT CHR$(12);TABXY(22,8);"LOOK AT THE NETWORK ANALYZER!!!!" 
120 ! 
121 ! Showing how to connect. 
122 ! 
123 
130 
140 
150 
160 
170 
180 
OUTPUT @Hp3577a;"TR1 DFO TR2 DFO GRO CHO MNC MNO ANC ANl" 
ASSIGN @Custom_bpf TO "synchro" 
ENTER @CustcJrr1_bpf;l3fr$ 
OUTPUT @Hp3577a;Bfr$;END 
OUTPUT @Hr>3577a;"CKB MNC MNl" 
OUTPUT @Hp3577a;"ENM ""!Done""" 
' • 
190 LOOP 
200 
210 
220 
230 
240 ! 
OUTPUT @Hp3577a;"DKY" 
ENTER @Hp3577a;Key 
EXIT IF Key= 13 
END J~OOP 
250 ! ! ! ! ! ! ! ! ! ! ll A JJ T ! ! ! ! ! ! ! ! ! ! 
251 ! 
' . 
• 
252 !CIIECK ALL CONNECTIONS BEFORE CONTINUING WITH THE 
MEASUREMENTS 
253 ! 
255 PRINT CHR$(12);TABXY(20,10);"PLEASE CHECK CONNECTIONS THEN 
PRESS CONT" 
"256 PAUSE 
2·57 !DECIDE 
258 ! 
259 IF Vinflag=-1 THEN GOTO Whammo 
93 
260 
261 ! 
262 ! 
, I 
' ! BUT IF VINFLAG=l THEN DO VIN VS FOUT 
263 Beginning: ! VIN VS FOUT ROUTINE 
270 Abort_flag=O 
271 Vin=O 
280 OUTPUT @Hp3577a;"IPR SAM -lOdBM" 
281 OUTPUT 710 USING "#,K";"2000" 
290 GOSUB Center set 
-300 GOSUB Span_set 
310 GOSUB Amp_set 
320 ! 
330 OUTPUT @Hp3577a;" ANC MNC MNl ENM ""8AB0RT""" 
340 OUTPUT @Hp3577a;"SQM8" 
350 ENABLE INTR 7;2 
360 ON INTR 7 GOSUB Abort 
371 ! 
372 ! 
373 ! 
374 ! 
375 ! 
380 Parameter: ! REAL MEASUREMENT!!!!!!!!!!!!!!!!!!!!!!!!!!!!! 
381 Dc:-0 
383 Npts=lOO 
384 OUTPUT l;CHR$(12) 
... 
385 PRINT TABXY(17,10),"DO NOT DISTURB DATA NO'"f STORED (SYNCI1. 
OSCL. )" 
.-. 
386 FOR Looper==O TO Npts ! lOOpoints 
387 !DOUBLE THE SET . VOI_JTAGE REMEMBER ,5() OHM OU'I'l>UT 
IMPEDANCE!! 
388 Vin=((5/Npts)*Looper)+Dc 
389 Vinh=Vin 
395 Vinl=Vin-.1 
397 G$==" l~OT" 
398 !N01'E GATE TRIGER MODE 
400 OU'l,PUT @Funct USING "#,K";G$,"D1 DC4 Hl M2 CTO W3 FRQ lMZ DTY 
90 % HIL ", Vinh ," V" 
403 OUTPU'"I' @Funct USING "#,K";"LOL" ,Vinl,"V DO" 
405 !CIIECK 1,RIGGER FOil 1'1IE FlJNCT GEN 
406 OU1'f-'U1' 710 USING "# K"·"2500" 
' ' 407 Q==Sl)OJJl.1(716) !(~Ll~AilS TIIE SERVICE REQUEST OF THE FUNCT. 
GEN. 
408 
410 
411 
412 
413 
414 
415 
416 
417 
OU'f PUT 706 USING "#,K";"H88AJ" 
EN'fER 706 USING "#,W";Temp 
Take=Temp*l0/1()24 .!TAKE CARE OF 2 DIGIT 
OUTPU1"' 706 USING "#,K";" ABB" 
! 
! SET UP 'flIE MEASUREMEN,-f ON TIIE ANALYZER 
' • 
OUTPUT @Hp3577a;"II1 ll SAM -lOdBM" 
!ASSUMING MHZ CENTER FREQ .... MAY NEED CORRECTING 
94 
,. 
418 OUTPUT @Hp3577a USING "3A,30A";"FRC ",VAL$(Center)&"MHZ" 
419 OUTPUT @Hp3577a;"FRS";Span$ 
420 OUTPUT @Hp3577a USING "3A,30A";"SAM" ,Amp$ 
421 ! 
422 OUTPUT @Hp3577a;"SM2 TKM TRl MTX'' 
423 OUTPUT @Hp3577a;"DM1" 
424 ENTER @Hp3577a;Max 
· 430 Insertion=-Max 
"· 
434 GOTO Zerophase · 
435 ! SKIP EXRANEOUS MEASUREMENTS FIRST UNTIL LATER 
//////////////// 
440 ! 
450 ! 
451 Passband: ! 
452 WAIT .1 
454 OUTPUT @Hp3577a;"SM2 TKM" 
460 IMAGE "TRl MOl MKO" ,K,"DBR" 
470 OUTPUT @Hp3577a USING 460;Max 
480 OUTPUT @Hp3577a;" MTV -3 DBR MRT MPl" 
490 ENTER @1Ip3577a;Pass_h 
500 OUTPUT @Hp3577a;"ML,-f MPl". 
510 ENTER @llp3577a;Pass_l 
520 Passband==Pass h-Pass I 
- -530 Center==Pass_l+Passband/2 
540 IF Abort_flag=l THEN GOTO Repeat 
541 RETURN 
791 ! 
792 !THIS IS WHERE I DETERMINE THE CENTER FREQUENCY 
793 !TI-IE GAIN PHASE PI.iOT IS OBTAINED AND TlIE FREQUENCY WHERE 
THERE IS 
794 !ZERO PHASE IS CONSIDERED AS THE CENTER FREQUENCY 
795 ! 
797 Zerophase: ! 
798 ! 
800 !This is a routine to find frequency of zero phase error. 
801 ! 
802 !TAKE TWO SWEEPS 
803 OFF ERROR 
804 !SET UP 1'1-lf_: MARKER SUCH THAT WHEN IT SWEEPS IT WILL 
DEFINITELY 
805 !FIND A J>OJNT WIIERE ,-I'flERE IS ZERO PHASE DIFFERENCE (CENTER 
FREQ.) 
806 !AND ALSO FIND TllE 3dl3 PASSBAND 
808 GOSUB Passband 
809 OUTPUT @1Ip3577a;"SM1 'I'KM TRl TR2 DF5 MTX MTV O DEG MRT" 
810 !change span to smaller one for more resolution 
-812 Rspan$=VAL$(Span/8)&"1(1-IZ" !ASSUMING IN Kl1Z 
813 OUTPUT @llp3577a;"MTC FRS";Rspan$ 
814 !find zero phase 
816 OUTPUT @Hp3577a;"SM2 TKM TRl TR2 DF5 MTX MTV O DEG MRT" 
817 WAIT 1 
.95 
OUTPUT @Hp3577a;"MP1" 
ENTER @Hp3577a;Cent 
! DISABLE FUNCT GEN 
!NEED TRIGGER FOR FUNCT GEN 
OUTPUT 710 USING "#,K";"2000" 
OUTPUT @Funct USING "#,K";"DO" 
! RECOVER OLD SPAN 
Rspan$=VAL$(Span)&"KHZ" !ASSUMING IN KHZ 
OUTPUT @Hp3577a;"MTC FRS";Rspan$ 
!DEFINE CENTER VALUE FOR NEXT LOOP 
Center$=VAL$(Cent) 
819 
820 
821 
822 
824 
825 
826 
827 
828 
829 
830 
831 
832 
833 
834 
835 
836 J: 
837 
838 
839 
840 
841 
842 
844 
845 
846 
847 
848 ! 
849 ! 
850 ! 
852 
853 
854 
855 
856 
857 
858 
859 
860 
861 
862 
863 
864 
!DETERMINE THE VALUE IN THE FORM 1.5666MHz NOT 1.56666E+6 
FOR T=l TO LEN(Center$) 
C$=Center$(T,T] 
IF C$="E" THEN GOTO J 
NEXTT 
' • Center=VAL(Center$[1,T-1]) 
IF Abort_flag=l THEN GOTO Repeat 
' • !SET UP DATA IN THE ARRAY 
' • 
Fout l(Looper )=Take 
Fout2(Looper )=Cent 
Fout3(Looper)=Max 
Fout4(Looper)=Passband 
PRINT TABXY(l0,13),"V= ",Foutl(Looper),"CENTER FREQ.= ",Cent 
PRINTER IS 701 
PRINT "V= ",Foutl(Looper),"CENTER FREQ.= ",Cent 
PRINTER IS 1 
NEXT Looper 
OUTPUT @Funct USING "#,K";"DO" 
BEEP 500,.1 
BEEP 2000,.1 
BEEP 500,.1 
GOTO Repeat 
' • 
! END OF RECURSIONS 
' • 
' • 
!START OF THE ROUTINE FOR FIN vs·vouT 
' • 
' • 
865 Whammo: ! 
866 Npts=lOO 
867 PRINT CHR$(12) 
868 DISP 
86_9 PRINT TABXY(15,9);"PLEASE CHECK SETUP FOR VOUT VS Fin (A-D 
CONVERTER)" 
870. PRINT T ABXY(30,10);" AND PRESS CONT" 
871 DISP "PLEASE CHECK TO SEE IF OTHER A-TO-D IS CONNECTED" 
96 
' 
! 
' 
. I 
872 BEEP 
873 PAUSE 
877 INPUT "PLEASE TYPE IN Fmin IN MHZ (LOWEST FilEQ. OF 
SWEEP)" ,Fmin 
890 INPUT "PLEASE TYPE IN Fmax IN MHZ (LARGEST FREQ. OF 
SWEEP)" ,Fmax 
' 897 PRINT CHR$(12);TABXY(20,16);"Fmin = ";Fmin;"MHZ";" Fmax = 
"·Fmax·" MHZ" 
' ' 907 INPUT "IF CORRECT, TYPE ""X"" AND T(j QUIT, TYPE ""Q""" ,X$ 
917 IF X$="Q" OR X$="q" THEN GOTO Repeat 
927 IF X$="X" OR X$="x" THEN GOTO Whammot 
928 GOTO Whammo 
-
929 Whammot: ! 
930 PRINT TABXY(24,ll);"MEASUREMENTS BEING PERFORMED" 
931 PRINT TABXY(l 7,12),"DO NOT DISTURB DATA NOT STORED (SYNCH. 
OSCL.)" 
933 ASSIGN @Atod TO 706 
934 CLEAll 7()6 
935 OUTPUT @1Ip3577a;"IPR" 
936 OUTPUT @llp3577a;''TR1 TR2 DF5 TKM SAM -10 dBm" !SET UP 
TRACES 
939 FOR F=O TO Npts 
940 Fo=(((Fmax-Fmin)*F /Npts )+Fmin) 
941 OUTPUT @Hp3,577a;"ST5" 
942 OUTPUT @11p3577a USING "#,K";"SFR ",Fo," MI-IZ" !SEND OUT 
SOURCE FREQ 
943 WAIT 2 
944 OUTPUT @I1p3577a;"MP1" ! GET FREQ IN HZ 
945 ENTER @I1p3577a,;Fin1(F) 
946 OUTPU1-: @llp3,577a;"fJM1" ! GET MAGNITUDE 
947 ENTER @llp3577a,;Fin;J(F) 
948 OU1_,J:>UT @llp3577a;"DM2" ! GET PIIASE 
949 ENTEll @1Ip;J577a;l~in4(F) 
950 CLEAR 706 
951 ! CORRECT ERROllS 
953 OUTPU1' @Atod USING "#,K";"H88AJ" 
954 ENTER @A.tod USING "#,W";Temp 
955 OUTPU1' @AtfJ<J lJSIN(J "#,K";"Jl88AJ" 
956 ENTER @Atod USIN(; "#,W";Temp 
957 Fin2(F)='fernf)*10/1CJ24 !'-f AKE CARE OF 2 DIGIT 
958 PRINT T ABXY( 1,14);" 
" 
959 PRIN'f 'f ABXY( 10,14 );" FREQ. IS ";Fo;" MHZ" 
961 PRINT T A.BXY( 40,14 );"Vout is ";Fin2( F);" VOLTS" 
962 NEXT Ji' 
963 BEEJ} 500,.1 
964 BEEP 2000,.'l 
965 BEEP 500,.1 
966 PRINT CHR$(12);TABXY(10,10);"MEASUREMENT CONCLUDED SEE 
MENU ON NETWORK ANALYZER" 
969 ! 
970 ! 
97 
' . 
J 
971 ! 
1004 Repeat: ! 
1010 DISABLE INTR 7 
1011 PRINT TABXY(20,12);"PRESS S TO STORE DATA ONTO DISK" 
1012 PRINT TABXY(20,14);"PRESS R TO REPEAT MEASUREMENT" 
1013 PRINT TABXY(15,13);"PRESS P TO STORE DATA AND 
FIDDLER" 
1020 OUTPUT @Hp3577a;"CKB MNC MNl" 
1030 OUTPUT @Hp3577a;"ENM ""!REPEAT MEAS.""" 
1031 OUTPUT @Hp3577a;"ENM ""3STORE DATA""" 
1040 OUTPUT @Hp3577a;"ENM ""8RETURN""" 
1050 Lolo: LOOP 
1051 ON KBD GOTO Key _check 
1090 END LOOP 
1104 GOTO Repeat 
1105 Key _check: ! 
1106 Kbdd$=KBD$ 
1108 IF Kbdd$="S" OR Kbdd$="s" THEN 
1109 P _flag=O 
1 ltO GOTO Filer 
1111 END IF 
1112 IF Kbdd$="P" OR Kbdd$="p" THEN 
1113 P _flag=l 
1114 GOTO Filer 
1115 END IF 
1116 IF Kbdd$="R" OR Kbdd$="r" THEN GOTO Decision 
1117 GOTO Lolo 
1120 ! 
1121 ! 
1170 STOP 
1180 ! 
1190 ! 
1200 Center 
1210 
set: ! 
' • 
1220 
1230 
1240 
1250 
1260 
1270 
1280 
1290-
1300 
1310 
1320 
1321 
1322 
1330 
1340 
1350 
1360 
All data$="" 
-
Mode$=" FREQ" 
Pre$="1nput Approximate Center Frequency." 
' • OUTPU'I, @Hp3577a;"MNC MNl" 
OUTPUT @Hp3577a;"ENM ""lMHz""" 
OUTPUT @Hp3577a,;"ENM ""2kHz""" 
OUTPUT @Hp3577a;"ENM ""3Hz""" 
OUTPUT @Hp3577a;"ENM ""8RETURN""" 
' • 
Data$=FNEntry$(All_ data$) 
Center=VAL(Data$[1,LEN(Data$)-3]) 
Center$=Data$ 
' • 
OUTPUT @Hp3577a USING ''3A,30A";"FRC" ,All_data$ 
RETURN 
' • 
I I 
98 
·I 
LOAD 
,, 
1370 
' • 
1380 Span set: 
- ' • 1390 ! 
1400 All data$="" 
-
1410 ! 
1420 Mode$=" SP AN" '') 
1430 Pre$=="1nput Approximate Filter Bandwidth." 
1440 OUTPUT @Hp3577a;"ENM ""8""" 
1450 Data$=FNEntry$(All_data$)_ 
1451 Span_reset: ! 
1460 Search$=VAL$(VAL{All_ data$[1,(LEN(All_ data$)-
3)])* lO)&All_ data$[(LEN(All _ data$)-2),LEN(All_ data$)] 
1470 OUTPUT @Hp3577a USING "3A,30A";"FRS" ,Search$ 
1480 OUTPUT @Hp3577a;"TKM MTX MTC" 
1490 ' Span$=VAL${VAL(All_ data$[1,(LEN(All_ data$)-
3)])*2)&All_ data$[(LEN(All_ data$)-2),LEN (All_ data$)] 
1491 Span=VAL(Span$) !DIVIDED BY 1000 
1500 OUTPUT @Hp3577a;"FRS";Span$;"TKM" 
1510 OUTPUT @Hp3577a;"MTX MTC" 
1520 ! " 
1530 ! 
1540 RETURN 
1550 ! 
1560 ! 
1570 Amp_set: ! 
1580 ! 
1590 All data$="" 
1600 ! 
1610 OUTPUT @Hp3577a;"MNC" 
1620 OUTPUT @Hp3577a;"ENM ""ldBm""" 
1630 OUTPUT @Hp3577a;"ENM""2dBV""" 
1640 ! 
1650 Mode$="" 
1660 Pre$="1nput Source Driving Level." 
1670 Amp$="-10dBm" !FNEntry$(All_data$) 
1680 ! 
1690 OUTPUT @Hp3577a USING "3A,30A";"SAM" ,Amp$ 
1700 ! 
1710 RETURN 
1720 ! 
1730 ! 
1740 Abort: 
1741 
1750 
,1760 
1770 
1780 
1790 
1800 
1810 
' • 
1811 Filer:! 
' • Q=SPOLL{716) 
Srq=SPOLL(@Hp3577a) 
OUTPUT @Hp3577a;"DKY" 
ENTER @Hp3577a;Key 
ENABLE INTR 7;2 
_IF Key=20 THEN Abort_flag=l 
RETURN 
99 
·,t, 
., 
' } 
.. 
1812 OFF ERROR 
1814 DISP "PLEASE PLACE DATA DISKETTE ON RIGHT HAND DRIVE 
PRESS CONT WHEN READY" 
1815 PAUSE 
1816 OFF KEY 
1820 INPUT "WHAT FILENAME DO YOU WISH TO CALL IT?" ,File$ 
1821 DISP "IS ";File$;" THE NAME?" 
1822 ON KEY O LABEL "YES" ,2 GOTO Sowhat 
1823 ON KEY 4 LABEL "QUIT" ,2 GOTO When \ 
1825 Rep: GOTO Rep 
1826 GOTO Filer 
1827 Sowhat:! 
1828 What=400 
1829 Title$( 1 )=" Fin vs Vout" 
1831 ;J, IF Vinflag=l THEN Title${1)="Vin vs Fout" 
1832 Title$(2)=File$ 
1833 Title$(3)=="" 
1834 CREA TE BDAT File$,What,12 
1835 ASSIGN @File TO File$ 
1836 OUTPUT @File;Npts 
1837 OUTPUT @File;Title$(1) 
1838 OUTPUT @File;Title$(2) 
1839 OUTPUT @File;Title$(3) 
1840 IF Vinflag==l THEN 
1841 OUTPUT @File;Foutl( *) 
1842 OUTPUT @File;Fout2( *) 
1843 ELSE 
1844 OUTPUT @File;Finl( *) 
1845 OUTPUT @File;Fin2( *) 
1847 END IF 
1848 IF P _flag==l THEN GOTO Plut 
1849 GOTO When 
1851 !PRINT CHR$(12),TABXY(18,10),"DO YOU WANT A PLOT FROM 
FIDDLER?" 
1852 !INPUT Y$ 
1853. !IF Y$="Y" OR Y$="y" THEN GOTO Plut 
1854 Plut: ! LOAD FIDDLER 
1855 DISP "PLEASE PUT FIDDLER13 ON THE LEFT HAND DRIVE TO PLOT 
DAT A. PRESS CONT " 
1856 PAUSE 
1857 LOAD "FIDDLER14:INTERNAL,4,1" 
1858 When: BEEP 
1859 GOTO Decision 
1860 ! 
1861 ! THE BUCK STOPS HERE 
1862 ! 
·1863·. END 
1864 ! 
1865 ! FUCNTIONS SUBROUTINES AND THE LIKE 
1866 ! 
1867 · DEF FNEntry$(All_inp$) 
100 
• 
• 
... 
• 
1868 ! 
1870 COM /Name/ Pre$[100],Mode$(10] 
1880 COM @Hp3577a 
1890 Srq=SPOLL(@Hp3577a) ~ 
1900 OUTPUT @Hp3577a;"CKB" 
1910 OUTPUT @Hp3577a;"SQM8" 
1920 ENABLE INTR 7;2 
1930 ON INTR 7 GOTO Data_entry. 
1940 OUTPUT @Hp3577a;" ANC ANl" 
1950 OUTPUT @Hp3577a USING "4A,A,40A";"ENA""'' ,"2" ,Pre$,"""" 
1960 Routine: GOTO Routine 
1970 ! 
1980 ! 
1990 Data entry: ! 
-
2000 
2010 
2020 
2030 
2040 
2050 
2060 
2070 
2080 
2090 
2091 
2092 
2094 
2095 
2096 
2097 
2098 
2100 
2110 
2120 
2130 
2140 
2150 
2160 
2170 
2180 
2190 
2200 
2210 
2220 
2230 
2240 
2250 
2260 
2270 
·2280 
2290· 
INTEGER Inp 
DIM Inp$[10] 
Inp$="" 
Serial=SPOLL(@Hp3577a) 
OUTPUT @Hp3577a;"DKY" 
ENTER @Hp3577a;Inp 
IF O<=Inp AND lnp<=9THEN Inp$=VAL$(Inp) 
IF Inp=lO THEN Inp$=" ." 
IF Inp=ll THEN Inp$="-" 
IF Inp=12 THEN 
IF All_inp$="" THEN 
All_inp$="" 
ELSE 
All _inp$=All_ inp$[1;(LEN (All _inp$)-1 )] 
END IF 
ELSE 
END IF 
. IF Inp=20 THEN GOTO Return 
IF Mode$="FREQ" OR Mode$="SPAN" THEN 
SELECT lnp 
CASE 13 
lnp$="MHz" 
CASE 14 
Inp$="kHz" 
CASE 15 
Inp$=" Hz" 
· END SELECT 
' • 
' • 
ELSE 
SELECT Inp 
CASE 13 
Inp$="dBm" 
CASE 14 
lnp$=" dBV" 
END SELECT 
END IF 
'-l 
101 
., 
2300 All_inp$=All_inp$&Inp$ 
2310 ! 
2320 OUTPUT @Hp3577a USING "4A,2A,30A";"ENA""" ,"03" ,All_inp$,"""" 
2330 ! 
2340 IF 13<=1np AND lnp<=15 THEN GOTO End 
2350 ENABLE INTR 7;2 
2360 GOTO Routine 
2370 ! 
2385 End: ! 
2390 S=SPOLL(@H.p3,577a) 
2400 OUTPUT @Hp3577a;"SQMO" 
2410 DISABLE INTR 7 
2420 RETlJRN All_inp$ 
2430 Return: ! LOAD "Initial" 
~-,NEND 
' • 
' • 
. SUB F_unit(Freq,Suf$) 
2440 
2450 
2460 
2470 
2480 
2490 
2500 
2510 
2520 
2530 
2540 
2550 
2560 
2570 
2580 
2590 
2600 
2610 
2620 
2630 ! 
2640 ! 
2650 
2660 
2670 
2680 
2690 
2700 
2710 
2720 
2730 
2740 
2750 
2760 
2770 
2780 
2790 
2800 
COM /lJnit/ F'uf$[10],Data(2,50) 
ON ER,R,0Il CAl.1l.1 Error 
Digit== l.1C;'"f( Freq) 
IF Digit> ==6 'f 11 EN 
Freq== I;,req/ l .E+6 
Su f$==" M II z" "" 
EI-"'SE 
IF Digit>==3 THEN 
Freq==Freq/1.E+3 
Suf$=="k1Iz""" 
EI-"'SE 
Suf$==" 1Iz""" 
EN I) IF 
J~N l) If_, 
SU BEND 
SUB D_unit(Delay,Suf$) 
COM /Unit/ Duf$[10],Data{2,50) 
() N I~Jl,llO R C~AI-"'l"' I~:rror 
Digit== l.1(_; 1'( Delay) 
II~ l)igit > ==-3 1·'ll l~N 
Delay== Delay* 1. E+3 
Su f$=" msec""" 
ELSE 
If_, Digit>=-6 THEN 
Delay=Delay* 1.E+6 
S 11f$=" usec" "" 
ELSE 
D,~lay = Delay• 1. E+9 
S11f$=" nsec""" 
END IF 
END IF . 
• 
102 
. '· 
,I 
~. 
" 
( i 
,, 
.,. 
.. · .. 
2810 
2820 
2830 
2840 
2850 
2860 
2870 
2880 
2890 
2900 
2910 ! 
2920 
" 
SUBEND 
' • 
' • SUB Error 
" 
COM @Hp3577a 
OUTPUT @Hp3577a;"DFO RLO GRO CHO MNC ANC ANl" 
OUTPUT @Hp3577a;"ENA ""5Che_ck connection and settings;""" 
OUTPUT @Hp3577a;"ENA ""6this program can not measure""" 
OUTPUT @Hp3577a;"ENA ""7this Device.""" 
WAIT 3 
LOAD "Synchro" 
SUBEND 
'" 
\ 
103 
,, 
.., 
' . 
• 
,, 
' 
11444! 
l 
11445! USER program 
11446! 
11447! This program takes a REMOTE or 12888 output file and converts it to FIDDLER 
format 
11448! 
11449! 
11454 SUB Fiddleuser 
11455!############################################ 
############################## 
11458 Fiddleuser :OPTION BASE 1 
-
11461 
Routine36:! 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -.- - - -
-----------------.....--11464 
11467 
11470 
11473 
11476 
11479 
11480 
11482 
11483 
11484 
11485 
' • 
COM /Datastuff/ Title$(* ),Cname$( *),Generator(* ),Datarray( *) 
COM /Datastuff/ Nchan_max,Npts_max,Nchan,Npts 
COM /Character/ Blank$,Uline$,Bold$,Norm$,Cr$,Ff$ 
COM /Character/ Wh t$,Red$, Yel$ ,Grn$,Cya$ ,Blu$ ,Mag$ ,Blk$ 
COM /Leveldata/ Kp,Kc,Version$ 
COM /Constants/ CO,EO,Qe,Me,Kb,Eox,Esi,Mec,Mhc, Vt,Ni, V sat ,Egap 
COM /Fmin/ Fruin$ 
!NPTS=20 
DIM Vbfile$(30] ,File$(30] ,Fout 1(0: 100),Fout2(0:100) 
DIM Finl(0:100),Fin2(0:100) 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - --- - -' - ---- - - - -·- -
11488 ! USER SPECIFIC CODE - PUT DATA INTO: 
11491 ! 1> NCHAN = NUMBER OF CHANNELS <== NCHAN MAX 
11494 ! 2> NPTS = NUMBER OF POINTS IN EACH CHANNEL 
11497 ! 3> TITLE$(!) == TITLE 
11500 ! (2) = SUBTITLE 
11503 ! (3) = COMMENTS 
11506 ! 4> CNAME$(CHAN) = CHANNEL NAME 
11509 ! 5> DATARRAY(PT#,CHAN) = DATA 
11512 
!vvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvvv 
11515 ! 
11516 Vinflag=O 
11525 CAT ":INTERN AL,4,0" 
11535 INPUT "WHAT FILE DO YOU WISH TO OPEN?",File$ 
11545 DISP "IS ";File$;" CORRECT?" 
11546 OFF KEY 
11555 ON KEY O LABEL "YES" ,Kp+l GOTO Doit 
11565 ON KEY 4 LABEL "QUIT" ,Kp+l GOTO Qwit 
11575 Rent: GOTO Rent 
11585 Doit: ASSIGN @File TO File$;FORMAT OFF 
11595 ENTER @File;Npoints 
11605 ENTER @File;Title$(1) 
.. r, 
.............. 
P• , 
I! 
ENTER @File;Title$(2) 
ENTER @File;Title$(3) 
IF Title$(1)="Vin vs Fout" THEN 
ENTER @File;Foutl{ *) 
ENTER @File;Fout2{ *) 
Npts=Npoints+l 
Vinflag=l 
ELSE 
ENTER @File;Finl(*) 
ENTER @File;Fin2( *) 
Npts=Npoints 
Vinflag=-1 
END IF 
Nchan=2 
Fholdi=l.E+20 
Fholdh=l.E-13 
FOR T=O rro Npts-1 
IF Vin flag== 1 rl'II EN 
IF Fout2(T)<Fholdi 1,HEN Fhol<li=Fout2(T) 
IF F,c>ut2(T)> Fholdh TI-IEN Fholdh=Fout2(T) 
ELSE 
IF Finl(T)<Fholdi 'I'llEN Fhol<li==Finl(T) 
I~_, Fin 1 ( T) > F ho Id h T JI EN F hold h == Fin 1 ( T) 
END IF 
NEX11 T 
IF Vinflag=-1 THEN 
f)RINT CI-IR$( 12) 
11615 
11625 
11626 
11635 
11645 
11655 
11657 
11660 
11661 
11662 
11663 
11664 
11665 
11669 
1167.0 
11671 
11672 
11673 
11675 
11676 
11677 
11678 
11679 
11680 
11681 
11682 
11683 
11684 INf>U1' "DO YOU WANT TO ENTER THE MINIMUM FREQ ON 
YOUR SCAL~:?" ,Yes$ 
11685 IF Yes$==" Y" () ll Yes$==" y" rl1 ll EN 
1168 6 I N I) lJ rl, " W 11 Arr, IS YO U It M I N rr II EN ? " , F ho Id i 
116 8 7 EN f) I 11' 
11689 END JI1' 
116 90 1, it 1 e $ ( :1) ==VA L $ ( I~' ho 1 di) 
116 91 I;i rr1 in $ ==VA I~$ { F h ()Id i ) 
11692 FOR 11 ==0 rro Npts-1 
11693 IF Vin flag== 1 'J,ll EN 
11695 Datarray(rI,+ 1,l)==Fout2(T)-Fholdi 
11696 Datarray(rl1 + 1,2)== Fout l(T) 
11697 Cname$(2)=="Vin (volts)" 
11698 Cnamc$(l)=="Center Freq." 
11699 ELSE 
11700 Datarray(rl1 + 1,1 )== F,in l{T)-Fholdi 
11701 Datarray(rJ,+ 1,2 )= Fin2{1,) 
11702 Cname${2)="Vout (volts)" 
11703 Cname$(l)="lnput Freq." 
if 
11705 END IF 
11706 NEXT T 
11716 Genval 
11745 Qwit: Clearscreen 
105 
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